loadpatents
name:-0.0025198459625244
name:-0.021305799484253
name:-0.00071191787719727
Raghavan; Vijay Kumar Srinivasa Patent Filings

Raghavan; Vijay Kumar Srinivasa

Patent Applications and Registrations

Patent applications and USPTO patent grants for Raghavan; Vijay Kumar Srinivasa.The latest application filed is for "high speed, leakage tolerant, double bootstrapped multiplexer circuit with high voltage isolation".

Company Profile
0.16.1
  • Raghavan; Vijay Kumar Srinivasa - Colorado Springs CO
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Substrate bias feedback scheme to reduce chip leakage power
Grant 8,283,972 - Raghavan , et al. October 9, 2
2012-10-09
Power supply tracking single ended sensing scheme for SONOS memories
Grant 8,279,677 - Raghavan October 2, 2
2012-10-02
High precision current reference using offset PTAT correction
Grant 8,217,713 - Raghavan , et al. July 10, 2
2012-07-10
Power supply tracking single ended sensing scheme for SONOS memories
Grant 7,995,397 - Raghavan August 9, 2
2011-08-09
Memory test and setup method
Grant 7,929,363 - Raghavan , et al. April 19, 2
2011-04-19
Current reference system and method
Grant 7,852,144 - Zonte , et al. December 14, 2
2010-12-14
Adaptive current sense amplifier with direct array access capability
Grant 7,821,859 - Raghavan October 26, 2
2010-10-26
Low impedance column multiplexer circuit and method
Grant 7,821,866 - Raghavan , et al. October 26, 2
2010-10-26
System to adjust a reference current
Grant 7,808,842 - Raghavan , et al. October 5, 2
2010-10-05
Substrate bias feedback scheme to reduce chip leakage power
Grant 7,746,160 - Raghavan , et al. June 29, 2
2010-06-29
High speed circuit and a method to test memory address uniqueness
Grant 7,710,803 - Raghavan May 4, 2
2010-05-04
High speed, low supply voltage tolerant bootstrapped word line driver with high voltage isolation
Grant 7,586,333 - Raghavan , et al. September 8, 2
2009-09-08
Substrate bias feedback scheme to reduce chip leakage power
Grant 7,504,876 - Raghavan , et al. March 17, 2
2009-03-17
Multiplexer circuit
Grant 7,471,135 - Raghavan , et al. December 30, 2
2008-12-30
High Speed, Leakage Tolerant, Double Bootstrapped Multiplexer Circuit with High Voltage Isolation
App 20080130375 - Raghavan; Vijay Kumar Srinivasa ;   et al.
2008-06-05
Flyback capacitor level shifter feedback regulation for negative pumps
Grant 7,362,163 - Raghavan April 22, 2
2008-04-22
Variable capacitance charge pump system and method
Grant 7,173,477 - Raghavan February 6, 2
2007-02-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed