loadpatents
Patent applications and USPTO patent grants for Radhakrishnan; Saravanakkumar.The latest application filed is for "symbol and timing recovery apparatus and related methods".
Patent | Date |
---|---|
Interleaving ADC error correction methods for Ethernet PHY Grant 11,374,601 - Ganesan , et al. June 28, 2 | 2022-06-28 |
Low power methods for signal processing blocks in ethernet PHY Grant 11,316,707 - Rajai , et al. April 26, 2 | 2022-04-26 |
Symbol And Timing Recovery Apparatus And Related Methods App 20220070031 - Ganesan; Raghu ;   et al. | 2022-03-03 |
Clock Recovery And Cable Diagnostics For Ethernet Phy App 20220052714 - GANESAN; Raghu ;   et al. | 2022-02-17 |
Low Power Methods For Signal Processing Blocks In Ethernet Phy App 20210288826 - RAJAI; Kalpesh Laxmanbhai ;   et al. | 2021-09-16 |
Interleaving Adc Error Correction Methods For Ethernet Phy App 20210288656 - GANESAN; Raghu ;   et al. | 2021-09-16 |
Receiver Circuit With Interference Detection App 20210288684 - GANESAN; Raghu ;   et al. | 2021-09-16 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.