loadpatents
Patent applications and USPTO patent grants for Rachakonda; Ramana.The latest application filed is for "debug interface".
Patent | Date |
---|---|
Apparatus, system and method for a common unified debug architecture for integrated circuits and SoCs Grant 9,632,895 - Menon , et al. April 25, 2 | 2017-04-25 |
Debug interface Grant 9,372,768 - Conner , et al. June 21, 2 | 2016-06-21 |
Interface logic for a multi-core system-on-a-chip (SoC) Grant 9,189,439 - Rachakonda , et al. November 17, 2 | 2015-11-17 |
Debug Interface App 20150186232 - Conner; Jeremy ;   et al. | 2015-07-02 |
Method and apparatus for output of high-bandwidth debug data/traces in ICS and SoCs using embedded high speed debug Grant 9,043,649 - Menon , et al. May 26, 2 | 2015-05-26 |
Interface Logic For A Multi-core System-on-a-chip (soc) App 20140108695 - Rachakonda; Ramana ;   et al. | 2014-04-17 |
Interconnect Bandwidth Throttler App 20140108684 - Hacking; Lance ;   et al. | 2014-04-17 |
Interface logic for a multi-core system-on-a-chip (SoC) Grant 8,650,629 - Rachakonda , et al. February 11, 2 | 2014-02-11 |
APPARATUS, SYSTEM AND METHOD FOR A COMMON UNIFIED DEBUG ARCHITECTURE FOR INTEGRATED CIRCUITS AND SoCs App 20130339790 - Menon; Sankaran M. ;   et al. | 2013-12-19 |
Method And Apparatus For Output Of High-bandwidth Debug Data/traces In Ics And Socs Using Embedded High Speed Debug App 20130339789 - Menon; Sankaran M. ;   et al. | 2013-12-19 |
Interconnect bandwidth throttler Grant 8,289,850 - Hacking , et al. October 16, 2 | 2012-10-16 |
Interconnect Bandwidth Throttler App 20120054387 - Hacking; Lance ;   et al. | 2012-03-01 |
Interconnect bandwidth throttler Grant 8,050,177 - Hacking , et al. November 1, 2 | 2011-11-01 |
Interface Logic For A Multi-Core System-On-A-Chip (SoC) App 20110145909 - Rachakonda; Ramana ;   et al. | 2011-06-16 |
Power mode control method and circuitry Grant 7,877,619 - Rachakonda , et al. January 25, 2 | 2011-01-25 |
Interconnect Bandwidth Throttler App 20090248927 - Hacking; Lance ;   et al. | 2009-10-01 |
Power Mode Control Method And Circuitry App 20090172429 - Rachakonda; Ramana ;   et al. | 2009-07-02 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.