loadpatents
name:-0.048572063446045
name:-0.043518781661987
name:-0.00055289268493652
Qian; Wensheng Patent Filings

Qian; Wensheng

Patent Applications and Registrations

Patent applications and USPTO patent grants for Qian; Wensheng.The latest application filed is for "method for making deep trench isolation of cis device, and semiconductor device structure".

Company Profile
0.47.48
  • Qian; Wensheng - Shanghai CN
  • QIAN; Wensheng - Wuxi CN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method for making LDMOS device and LDMOS device
Grant 11,456,371 - Qian September 27, 2
2022-09-27
Method For Making Deep Trench Isolation Of Cis Device, And Semiconductor Device Structure
App 20220230909 - LI; Jialong ;   et al.
2022-07-21
LDMOS device and method for manufacturing same
Grant 11,264,497 - Qian March 1, 2
2022-03-01
Method For Making Ldmos Device And Ldmos Device
App 20210391448 - QIAN; Wensheng
2021-12-16
Ldmos Device And Method For Manufacturing Same
App 20200235237 - QIAN; Wensheng
2020-07-23
NLDMOS device and method for manufacturing the same
Grant 9,997,626 - Duan , et al. June 12, 2
2018-06-12
LDMOS device and its manufacturing method
Grant 9,997,605 - Qian June 12, 2
2018-06-12
Nldmos Device And Method For Manufacturing The Same
App 20160351704 - Duan; Wenting ;   et al.
2016-12-01
Isolation NLDMOS device and a manufacturing method therefor
Grant 9,484,455 - Liu , et al. November 1, 2
2016-11-01
LDMOS device with step-like drift region and fabrication method thereof
Grant 9,478,640 - Qian October 25, 2
2016-10-25
Isolation Nldmos Device And A Manufacturing Method Therefor
App 20160233332 - Liu; Donghua ;   et al.
2016-08-11
LDMOS Device and Its Manufacturing Method
App 20160181400 - Qian; Wensheng
2016-06-23
Structure for picking up a collector and method of manufacturing the same
Grant 9,130,003 - Qian September 8, 2
2015-09-08
RF LDMOS device and method of forming the same
Grant 9,117,900 - Qian August 25, 2
2015-08-25
RF LDMOS device and fabrication method thereof
Grant 9,059,277 - Li , et al. June 16, 2
2015-06-16
LDMOS device with step-like drift region and fabrication method thereof
Grant 9,029,948 - Qian May 12, 2
2015-05-12
SiGe HBT and method of manufacturing the same
Grant 9,012,279 - Liu , et al. April 21, 2
2015-04-21
Silicon-germanium heterojunction bipolar transistor and manufacturing method thereof
Grant 8,866,189 - Hu , et al. October 21, 2
2014-10-21
Zener diode in a SiGe BiCMOS process and method of fabricating the same
Grant 8,829,650 - Liu , et al. September 9, 2
2014-09-09
SiGe HBT having deep pseudo buried layer and manufacturing method thereof
Grant 8,816,400 - Qian August 26, 2
2014-08-26
Structure for picking up a collector and manufacturing method thereof
Grant 8,803,279 - Qian August 12, 2
2014-08-12
High speed SiGe HBT and manufacturing method thereof
Grant 8,785,977 - Liu , et al. July 22, 2
2014-07-22
SiGe HBT device and manufacturing method of the same
Grant 8,779,473 - Liu , et al. July 15, 2
2014-07-15
Rf Ldmos Device And Method Of Forming The Same
App 20140191317 - Qian; Wensheng
2014-07-10
Ultra-high voltage SIGE HBT device and manufacturing method of the same
Grant 8,759,880 - Shi , et al. June 24, 2
2014-06-24
Rf Ldmos Device And Method Of Forming The Same
App 20140159153 - QIAN; Wensheng
2014-06-12
Ultra high voltage SiGe HBT and manufacturing method thereof
Grant 8,748,238 - Liu , et al. June 10, 2
2014-06-10
SiGe HBT and manufacturing method thereof
Grant 8,742,538 - Qian June 3, 2
2014-06-03
High Speed Sige Hbt And Manufacturing Method Thereof
App 20140124838 - Liu; Donghua ;   et al.
2014-05-08
Method for manufacturing trench type superjunction device and trench type superjunction device
Grant 8,716,111 - Wang , et al. May 6, 2
2014-05-06
High voltage bipolar transistor with pseudo buried layers
Grant 8,674,480 - Chiu , et al. March 18, 2
2014-03-18
Ldmos Device With Step-like Drift Region And Fabrication Method Thereof
App 20140048879 - Qian; Wensheng
2014-02-20
Rf Ldmos Device And Fabrication Method Thereof
App 20140042538 - Li; Juanjuan ;   et al.
2014-02-13
Rf Ldmos Device And Fabrication Method Thereof
App 20140042522 - Li; Juanjuan ;   et al.
2014-02-13
Ldmos Device With Step-like Drift Region And Fabrication Method Thereof
App 20140027850 - Qian; Wensheng
2014-01-30
Vertical parasitic PNP device in a BiCMOS process and manufacturing method of the same
Grant 8,637,959 - Qian , et al. January 28, 2
2014-01-28
Ultra-high Voltage Sige Hbt Device And Manufacturing Method Of The Same
App 20130328108 - Shi; Jing ;   et al.
2013-12-12
Structure For Picking Up A Collector And Method Of Manufacturing The Same
App 20130328047 - Qian; Wensheng
2013-12-12
Parasitic vertical PNP bipolar transistor and its fabrication method in BiCMOS process
Grant 8,598,678 - Qian , et al. December 3, 2
2013-12-03
Structure For Picking Up A Collector And Manufacturing Method Thereof
App 20130313677 - Qian; Wensheng
2013-11-28
Pseudo buried layer and manufacturing method of the same, deep hole contact and bipolar transistor
Grant 8,592,870 - Liu , et al. November 26, 2
2013-11-26
Sige Hbt Device And Manufacturing Method Of The Same
App 20130299879 - Liu; Donghua ;   et al.
2013-11-14
Method Of Preventing Dopant From Diffusing Into Atmosphere In A Bicmos Process
App 20130196491 - Liu; Donghua ;   et al.
2013-08-01
Zener Diode In A Sige Bicmos Process And Method Of Fabricating The Same
App 20130175581 - Liu; Donghua ;   et al.
2013-07-11
Parasitic PIN device in a BiCMOS process and manufacturing method of the same
Grant 8,476,728 - Qian , et al. July 2, 2
2013-07-02
Silicon-germanium Heterojunction Bipolar Transistor And Manufacturing Method Thereof
App 20130140604 - Hu; Jun ;   et al.
2013-06-06
Parasitic PNP bipolar transistor in a silicon-germanium BiCMOS process
Grant 8,455,975 - Liu , et al. June 4, 2
2013-06-04
Ultra High Voltage Sige Hbt And Manufacturing Method Thereof
App 20130126945 - Liu; Donghua ;   et al.
2013-05-23
Structure For Picking Up A Buried Layer And Method Thereof
App 20130113104 - Qian; Wensheng
2013-05-09
Sige Hbt Having Deep Pseudo Buried Layer And Manufacturing Method Thereof
App 20130113021 - Qian; Wensheng
2013-05-09
Sige Hbt And Method Of Manufacturing The Same
App 20130113020 - Liu; Donghua ;   et al.
2013-05-09
Sige Hbt And Manufacturing Method Thereof
App 20130113022 - Qian; Wensheng
2013-05-09
Polysilicon-insulator-silicon Capacitor In A Sige Hbt Process And Manufacturing Method Thereof
App 20130113078 - Liu; Donghua ;   et al.
2013-05-09
Parasitic vertical PNP bipolar transistor in BiCMOS process
Grant 8,421,185 - Chiu , et al. April 16, 2
2013-04-16
Manufacturing approach for collector and a buried layer of bipolar transistor
Grant 8,420,495 - Chiu , et al. April 16, 2
2013-04-16
Parasitic vertical PNP bipolar transistor and its fabrication method in BiCMOS process
Grant 8,420,475 - Chiu , et al. April 16, 2
2013-04-16
Vertical Pnp Device In A Silicon-germanium Bicmos Process And Manufacturing Method Thereof
App 20130075730 - Qian; Wensheng
2013-03-28
Silicon-germanium heterojunction bipolar transistor
Grant 8,395,188 - Liu , et al. March 12, 2
2013-03-12
Silicon-germanium heterojunction bipolar transistor
Grant 8,378,457 - Chen , et al. February 19, 2
2013-02-19
Manufacturing approach for collector and a buried layer of bipolar transistor
Grant 8,222,114 - Chiu , et al. July 17, 2
2012-07-17
Silicon-germanium Heterojunction Bipolar Transistor
App 20120091509 - Liu; Donghua ;   et al.
2012-04-19
Silicon-germanium Heterojunction Bipolar Transistor
App 20120074465 - Chen; Fan ;   et al.
2012-03-29
Parasitic Pnp Bipolar Transistor In A Silicon-germanium Bicmos Process
App 20120061793 - Liu; Donghua ;   et al.
2012-03-15
Pseudo Buried Layer And Manufacturing Method Of The Same, Deep Hole Contact And Bipolar Transistor
App 20120056247 - Liu; Donghua ;   et al.
2012-03-08
Vertical Parasitic Pnp Device In A Bicmos Process And Manufacturing Method Of The Same
App 20120049327 - Qian; Wensheng ;   et al.
2012-03-01
Parasitic Pin Device In A Bicmos Process And Manufacturing Method Of The Same
App 20120049319 - Qian; Wensheng ;   et al.
2012-03-01
Silicon-germanium Heterojunction Bipolar Transistor And Manufacturing Method Of The Same
App 20120032233 - Qian; Wensheng
2012-02-09
Method For Manufacturing Trench Type Superjunction Device And Trench Type Superjunction Device
App 20110316121 - Wang; Fei ;   et al.
2011-12-29
Parasitic Vertical PNP Bipolar Transistor And Its Fabrication Method In Bicmos Process
App 20110156143 - CHIU; Tzuyin ;   et al.
2011-06-30
Structure of electrode pick up in LOCOS
App 20110156163 - CHIU; Tzuyin ;   et al.
2011-06-30
Parasitic Vertical PNP Bipolar Transistor in BICMOS Process
App 20110156202 - CHIU; Tzuyin ;   et al.
2011-06-30
Electrode Pick Up Structure In Shallow Trench Isolation Process
App 20110156151 - CHIU; Tzuyin ;   et al.
2011-06-30
Novel Manufacturing Approach for Collector and N Type Buried Layer Of Bipolar Transistor
App 20110159672 - CHIU; Tzuyin ;   et al.
2011-06-30
Novel Manufacturing Approach for Collector and N Type Buried Layer Of Bipolar Transistor
App 20110159659 - CHIU; Tzuyin ;   et al.
2011-06-30
Bipolar Transistor with Pseudo Buried Layers
App 20110147892 - Chiu; Tzuyin ;   et al.
2011-06-23
Parasitic vertical PNP bipolar transistor and its fabrication method in BiCMOS process
App 20110140233 - QIAN; Wensheng ;   et al.
2011-06-16
High Voltage Bipolar Transistor with Pseudo Buried Layers
App 20110140239 - CHIU; Tzuyin ;   et al.
2011-06-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed