loadpatents
name:-0.073117017745972
name:-0.11505317687988
name:-0.015374898910522
QIAN; Haifeng Patent Filings

QIAN; Haifeng

Patent Applications and Registrations

Patent applications and USPTO patent grants for QIAN; Haifeng.The latest application filed is for "brown rice oat bread with low glycemic index and preparation method thereof".

Company Profile
12.24.31
  • QIAN; Haifeng - Wuxi CN
  • Qian; Haifeng - Mt. Kisco NY
  • Qian; Haifeng - White Plains NY
  • Qian; Haifeng - Mount Kisco NY
  • Qian; Haifeng - YORKTOWN HEIGHTS NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Brown rice oat bread with low glycemic index and preparation method thereof
App 20220117242 - WANG; Li ;   et al.
2022-04-21
Neural Network Robustness through Obfuscation
App 20220100847 - Wegman; Mark ;   et al.
2022-03-31
Concept analysis operations utilizing accelerators
Grant 10,963,794 - Acar , et al. March 30, 2
2021-03-30
Chip transient temperature predictor
Grant 10,948,955 - Cher , et al. March 16, 2
2021-03-16
L2-nonexpansive Neural Networks
App 20200250479 - Kind Code
2020-08-06
L2-nonexpansive Neural Networks
App 20200250480 - Kind Code
2020-08-06
L2-nonexpansive Neural Networks
App 20200250481 - Kind Code
2020-08-06
Clock network analysis using harmonic balance
Grant 10,620,659 - Feldmann , et al.
2020-04-14
Chip Transient Temperature Predictor
App 20200057479 - CHER; CHEN-YONG ;   et al.
2020-02-20
Chip transient temperature predictor
Grant 10,528,097 - Cher , et al. J
2020-01-07
Method for the Preparation of Bread by Compounding Natural Yeast
App 20190364913 - WANG; Li ;   et al.
2019-12-05
Concept Analysis Operations Utilizing Accelerators
App 20190354878 - Acar; Emrah ;   et al.
2019-11-21
Neural Belief Reasoner
App 20190332917 - Qian; Haifeng
2019-10-31
Concept analysis operations utilizing accelerators
Grant 10,373,057 - Acar , et al.
2019-08-06
Matrix ordering for cache efficiency in performing large sparse matrix operations
Grant 10,310,812 - Acar , et al.
2019-06-04
Facilitating Neural Networks
App 20190065956 - Qian; Haifeng ;   et al.
2019-02-28
Clock Network Analysis Using Harmonic Balance
App 20180292856 - Feldmann; Peter ;   et al.
2018-10-11
Ranking related objects using blink model based relation strength determinations
Grant 9,946,800 - Qian , et al. April 17, 2
2018-04-17
Cross-hierarchy interconnect adjustment for power recovery
Grant 9,798,847 - Berry , et al. October 24, 2
2017-10-24
Chip Transient Temperature Predictor
App 20170261380 - Cher; Chen-Yong ;   et al.
2017-09-14
Control path power adjustment for chip design
Grant 9,734,270 - Berry , et al. August 15, 2
2017-08-15
Control path power adjustment for chip design
Grant 9,703,910 - Berry , et al. July 11, 2
2017-07-11
Cross-hierarchy interconnect adjustment for power recovery
Grant 9,684,757 - Berry , et al. June 20, 2
2017-06-20
Matrix Ordering for Cache Efficiency in Performing Large Sparse Matrix Operations
App 20170147287 - Acar; Emrah ;   et al.
2017-05-25
Cross-hierarchy Interconnect Adjustment For Power Recovery
App 20170091370 - Berry; Christopher J. ;   et al.
2017-03-30
Matrix ordering for cache efficiency in performing large sparse matrix operations
Grant 9,606,934 - Acar , et al. March 28, 2
2017-03-28
Cross-hierarchy interconnect adjustment for power recovery
Grant 9,552,451 - Berry , et al. January 24, 2
2017-01-24
Cross-hierarchy Interconnect Adjustment For Power Recovery
App 20170011159 - Berry; Christopher J. ;   et al.
2017-01-12
Control Path Power Adjustment For Chip Design
App 20170011156 - Berry; Christopher J. ;   et al.
2017-01-12
Control Path Power Adjustment For Chip Design
App 20170011157 - Berry; Christopher J. ;   et al.
2017-01-12
Ranking Related Objects Using Blink Model Based Relation Strength Determinations
App 20170011037 - Qian; Haifeng ;   et al.
2017-01-12
Cross-hierarchy Interconnect Adjustment For Power Recovery
App 20170011158 - Berry; Christopher J. ;   et al.
2017-01-12
Method for determining the amount of oat flour addition in compound flours and noodles
Grant 9,518,973 - Zhang , et al. December 13, 2
2016-12-13
Concept Analysis Operations Utilizing Accelerators
App 20160299975 - Acar; Emrah ;   et al.
2016-10-13
Parallelized Hybrid Sparse Matrix Representations for Performing Personalized Content Ranking
App 20160259826 - Acar; Emrah ;   et al.
2016-09-08
Matrix Ordering for Cache Efficiency in Performing Large Sparse Matrix Operations
App 20160224473 - Acar; Emrah ;   et al.
2016-08-04
Malicious activity detection of a processing thread
Grant 9,251,340 - Cher , et al. February 2, 2
2016-02-02
Malicious activity detection of a processing thread
Grant 9,218,488 - Cher , et al. December 22, 2
2015-12-22
Malicious activity detection of a functional unit
Grant 9,172,714 - Cher , et al. October 27, 2
2015-10-27
Malicious activity detection of a functional unit
Grant 9,088,597 - Cher , et al. July 21, 2
2015-07-21
Malicious Activity Detection of a Processing Thread
App 20150067847 - Cher; Chen-Yong ;   et al.
2015-03-05
Malicious Activity Detection of a Functional Unit
App 20150067851 - Cher; Chen-Yong ;   et al.
2015-03-05
Malicious Activity Detection of a Functional Unit
App 20150067846 - Cher; Chen-Yong ;   et al.
2015-03-05
Malicious Activity Detection of a Processing Thread
App 20150067852 - Cher; Chen-Yong ;   et al.
2015-03-05
Direct current circuit analysis based clock network design
Grant 8,775,996 - Alpert , et al. July 8, 2
2014-07-08
Direct Current Circuit Analysis Based Clock Network Design
App 20140143746 - Alpert; Charles Jay ;   et al.
2014-05-22
Designing a robust power efficient clock distribution network
Grant 8,677,305 - Alpert , et al. March 18, 2
2014-03-18
Designing A Robust Power Efficient Clock Distribution Network
App 20130326456 - Alpert; Charles Jay ;   et al.
2013-12-05
Converged large block and structured synthesis for high performance microprocessor designs
Grant 8,271,920 - Cho , et al. September 18, 2
2012-09-18
Converged Large Block And Structured Synthesis For High Performance Microprocessor Designs
App 20120054699 - Cho; Minsik ;   et al.
2012-03-01
Regular local clock buffer placement and latch clustering by iterative optimization
Grant 8,104,014 - Puri , et al. January 24, 2
2012-01-24
Regular Local Clock Buffer Placement And Latch Clustering By Iterative Optimization
App 20090193377 - Puri; Ruchir ;   et al.
2009-07-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed