loadpatents
name:-0.01501202583313
name:-0.030971050262451
name:-0.0044269561767578
Puri; Rahoul Patent Filings

Puri; Rahoul

Patent Applications and Registrations

Patent applications and USPTO patent grants for Puri; Rahoul.The latest application filed is for "separation of control and data plane functions in soc virtualized i/o device".

Company Profile
4.25.14
  • Puri; Rahoul - Los Altos CA
  • Puri; Rahoul - Sunnyvale CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Integration of a virtualized input/output device in a computer system
Grant 10,860,520 - Puri , et al. December 8, 2
2020-12-08
Separation of control and data plane functions in SoC virtualized I/O device
Grant 10,853,303 - Feehrer , et al. December 1, 2
2020-12-01
Separation of control and data plane functions in SoC virtualized I/O device
Grant 10,817,456 - Feehrer , et al. October 27, 2
2020-10-27
Implementation of reset functions in an SoC virtualized device
Grant 10,296,356 - Feehrer , et al.
2019-05-21
Separation Of Control And Data Plane Functions In Soc Virtualized I/o Device
App 20170286354 - Feehrer; John R. ;   et al.
2017-10-05
Implementation Of Reset Functions In An Soc Virtualized Device
App 20170139721 - Feehrer; John R. ;   et al.
2017-05-18
Integration Of A Virtualized Input/output Device In A Computer System
App 20170139799 - Puri; Rahoul ;   et al.
2017-05-18
Separation Of Control And Data Plane Functions In Soc Virtualized I/o Device
App 20170139873 - Feehrer; John R. ;   et al.
2017-05-18
Mechanism for performing function level reset in an I/O device
Grant 8,176,304 - Puri , et al. May 8, 2
2012-05-08
System and method for verifying the receive path of an input/output component
Grant 8,145,967 - Srinivasan , et al. March 27, 2
2012-03-27
System and method for verifying the transmit path of an input/output component
Grant 8,078,928 - Srinivasan , et al. December 13, 2
2011-12-13
Universal DMA (direct memory access) architecture
Grant 8,032,669 - Puri , et al. October 4, 2
2011-10-04
Hiding system latencies in a throughput networking systems
Grant 8,006,016 - Muller , et al. August 23, 2
2011-08-23
Method and apparatus for separating and isolating control of processing entities in a network interface
Grant 7,992,144 - Hendel , et al. August 2, 2
2011-08-02
Hiding system latencies in a throughput networking system
Grant 7,987,306 - Muller , et al. July 26, 2
2011-07-26
Hiding System Latencies in a Throughput Networking Systems
App 20110110380 - Muller; Shimon ;   et al.
2011-05-12
Method and apparatus for arbitrarily mapping functions to preassigned processing entities in a network system
Grant 7,889,734 - Hendel , et al. February 15, 2
2011-02-15
Method and apparatus for recovering from system bus transaction errors
Grant 7,836,328 - Puri , et al. November 16, 2
2010-11-16
Asymmetrical data processing partition
Grant 7,779,164 - Hendel , et al. August 17, 2
2010-08-17
System and method for validating packet classification
Grant 7,706,289 - Puri , et al. April 27, 2
2010-04-27
Mechanism For Performing Function Level Reset In An I/o Device
App 20100100717 - Puri; Rahoul ;   et al.
2010-04-22
Method and apparatus for dynamic hardware arbitration
Grant 7,647,444 - Dignum , et al. January 12, 2
2010-01-12
Network system including packet classification for partitioned resources
Grant 7,567,567 - Muller , et al. July 28, 2
2009-07-28
Universal DMA (Direct Memory Access) Architecture
App 20090187679 - Puri; Rahoul ;   et al.
2009-07-23
System and Method for Validating Packet Classification
App 20090168657 - Puri; Rahoul ;   et al.
2009-07-02
Reorder mechanism for use in a relaxed order input/output system
Grant 7,529,245 - Muller , et al. May 5, 2
2009-05-05
System and method for verifying the receive path of an input/output component
App 20090100297 - Srinivasan; Arvind ;   et al.
2009-04-16
System and method for verifying the transmit path of an input/output component
App 20090100296 - Srinivasan; Arvind ;   et al.
2009-04-16
Abstracted host bus interface for complex high performance ASICs
Grant 7,500,046 - Puri , et al. March 3, 2
2009-03-03
Switching system
Grant 7,447,777 - Singh Ahuja , et al. November 4, 2
2008-11-04
Method and Apparatus for Dynamic Hardware Arbitration
App 20080228977 - Dignum; Marcelino M. ;   et al.
2008-09-18
Method for maximizing page locality
Grant 7,353,360 - Muller , et al. April 1, 2
2008-04-01
Method and system for reassembling and parsing packets in a network environment
Grant 7,298,746 - De La Iglesia , et al. November 20, 2
2007-11-20
Method and system for maintaining temporal consistency of resources and data in a multiple-processor packet switch
Grant 7,152,124 - Puri , et al. December 19, 2
2006-12-19
Asymmetrical processing for networking functions and data path offload
App 20060251072 - Hendel; Ariel ;   et al.
2006-11-09
Network system
App 20060251109 - Muller; Shimon ;   et al.
2006-11-09
Hiding system latencies in a throughput networking system
App 20060221990 - Muller; Shimon ;   et al.
2006-10-05
Method and system for managing traffic in a packet network environment
Grant 6,781,990 - Puri , et al. August 24, 2
2004-08-24
Method for transmission of isochronous data with two cycle look ahead
Grant 5,845,152 - Anderson , et al. December 1, 1
1998-12-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed