loadpatents
name:-0.017975807189941
name:-0.011322975158691
name:-0.0018858909606934
Purayath; Vinod Patent Filings

Purayath; Vinod

Patent Applications and Registrations

Patent applications and USPTO patent grants for Purayath; Vinod.The latest application filed is for "vertical nor flash thin film transistor strings and fabrication thereof".

Company Profile
1.12.17
  • Purayath; Vinod - Sedona AZ
  • Purayath; Vinod - Santa Clara CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Vertical Nor Flash Thin Film Transistor Strings And Fabrication Thereof
App 20220231040 - Purayath; Vinod ;   et al.
2022-07-21
Thin-film Storage Transistor With Ferroelectric Storage Layer
App 20220173251 - Samachisa; George ;   et al.
2022-06-02
Methods For Fabricating A 3-dimensional Memory Structure Of Nor Memory Strings
App 20220028886 - Purayath; Vinod ;   et al.
2022-01-27
Methods For Fabricating A 3-dimensional Memory Structure Of Nor Memory Strings
App 20220028876 - Purayath; Vinod ;   et al.
2022-01-27
Process for a 3-dimensional array of horizontal NOR-type memory strings
Grant 11,217,600 - Purayath , et al. January 4, 2
2022-01-04
Process For Preparing A Channel Region Of A Thin-film Transistor In A 3-dimensional Thin-film Transistor Array
App 20210193660 - Purayath; Vinod ;   et al.
2021-06-24
Process For A 3-dimensional Array Of Horizontal Nor-type Memory Strings
App 20210013224 - Purayath; Vinod ;   et al.
2021-01-14
Trench vertical NAND and method of making thereof
Grant 9,552,991 - Matsudaira , et al. January 24, 2
2017-01-24
NAND string containing self-aligned control gate sidewall cladding
Grant 9,230,971 - Lee , et al. January 5, 2
2016-01-05
Trench Vertical Nand And Method Of Making Thereof
App 20150318298 - Matsudaira; Akira ;   et al.
2015-11-05
Vertical Floating Gate Nand With Offset Dual Control Gates
App 20150318295 - Kai; James ;   et al.
2015-11-05
Three dimensional NAND device with silicide containing floating gates and method of making thereof
Grant 9,165,940 - Chien , et al. October 20, 2
2015-10-20
Nand String Containing Self-aligned Control Gate Sidewall Cladding
App 20150137208 - Lee; Donovan ;   et al.
2015-05-21
Non-volatile memory structure containing nanodots and continuous metal layer charge traps and method of making thereof
Grant 9,029,936 - Purayath , et al. May 12, 2
2015-05-12
Method for using nanoparticles to make uniform discrete floating gate layer
Grant 8,987,802 - Lee , et al. March 24, 2
2015-03-24
Three Dimensional Nand Device With Silicide Containing Floating Gates And Method Of Making Thereof
App 20150072488 - Chien; Henry ;   et al.
2015-03-12
NAND string containing self-aligned control gate sidewall cladding
Grant 8,969,153 - Lee , et al. March 3, 2
2015-03-03
Three dimensional NAND device with silicide containing floating gates
Grant 8,928,061 - Chien , et al. January 6, 2
2015-01-06
Nand String Containing Self-aligned Control Gate Sidewall Cladding
App 20150001607 - LEE; Donovan ;   et al.
2015-01-01
NAND memory device containing nanodots and method of making thereof
Grant 8,822,288 - Purayath , et al. September 2, 2
2014-09-02
Select gate formation for nanodot flat cell
Grant 8,823,075 - Purayath , et al. September 2, 2
2014-09-02
Method For Using Nanoparticles To Make Uniform Discrete Floating Gate Layer
App 20140239365 - Lee; Donovan ;   et al.
2014-08-28
Three Dimensional Nand Device With Silicide Containing Floating Gates And Method Of Making Thereof
App 20140175530 - Chien; Henry ;   et al.
2014-06-26
Select Gate Formation for Nanodot Flat Cell
App 20140151778 - Purayath; Vinod ;   et al.
2014-06-05
Non-Volatile Memory Structure Containing Nanodots and Continuous Metal Layer Charge Traps and Method of Making Thereof
App 20140001535 - Purayath; Vinod ;   et al.
2014-01-02
NAND Memory Device Containing Nanodots and Method of Making Thereof
App 20140001533 - Purayath; Vinod ;   et al.
2014-01-02
Stacked metal fin cell
Grant 8,455,939 - Alsmeier , et al. June 4, 2
2013-06-04
Stacked Metal Fin Cell
App 20120153376 - Alsmeier; Johann ;   et al.
2012-06-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed