Purakh; Raj Verma

Patent Applications and Registrations

Patent applications and USPTO patent grants for Purakh; Raj Verma.The latest application filed is for "low on resistance high voltage metal oxide semiconductor transistor".

Company Profile

9.15.13

Purakh; Raj Verma - Singapore SG

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Poly finger fabrication for HCI degradation improvement of ultra-low-Ron EDNMOS Grant 10,797,159 - Wei , et al. October 6, 2	2020-10-06
Isolated laterally diffused metal oxide semiconductor (LDMOS) transistor having low drain to body capacitance Grant 10,680,099 - Li , et al.	2020-06-09
High voltage Schottky diode and manufacturing method thereof Grant 10,529,819 - Mun , et al. J	2020-01-07
Integrated circuits with selectively strained device regions and methods for fabricating same Grant 10,529,738 - Purakh , et al. J	2020-01-07
Devices and methods of forming thereof by post single layer transfer fabrication of device isolation structures Grant 10,522,393 - Kouassi , et al. Dec	2019-12-31
Low on resistance high voltage metal oxide semiconductor transistor Grant 10,510,831 - Mun , et al. Dec	2019-12-17
Dual gate LDMOS and a process of forming thereof Grant 10,424,655 - Li , et al. Sept	2019-09-24
Low On Resistance High Voltage Metal Oxide Semiconductor Transistor App 20190259829 - MUN; Namchil ; et al.	2019-08-22
Isolated Laterally Diffused Metal Oxide Semiconductor (ldmos) Transistor Having Low Drain To Body Capacitance App 20190259875 - LI; Liming ; et al.	2019-08-22
Poly Finger Fabrication For Hci Degradation Improvement Of Ultra-low-ron Ednmos App 20190252521 - WEI; Lin ; et al.	2019-08-15
Devices And Methods Of Forming Thereof By Post Single Layer Transfer Fabrication Of Device Isolation Structures App 20190221472 - KOUASSI; Kouassi Sebastien ; et al.	2019-07-18
Split gate non-volatile memory (NVM) with improved programming efficiency Grant 10,347,773 - Si , et al. July 9, 2	2019-07-09
Dual Gate Ldmos And A Process Of Forming Thereof App 20190189779 - LI; Ming ; et al.	2019-06-20
Poly finger fabrication for HCI degradation improvement of ultra-low-Ron EDNMOS Grant 10,319,834 - Wei , et al.	2019-06-11
High Voltage Schottky Diode And Manufacturing Method Thereof App 20190140071 - MUN; Namchil ; et al.	2019-05-09
Split Gate Non-volatile Memory (nvm) With Improved Programming Efficiency App 20190140099 - SI; Wei ; et al.	2019-05-09
MOS varactors and methods for fabricating MOS varactors Grant 10,193,002 - Lin , et al. Ja	2019-01-29
Poly Finger Fabrication For Hci Degradation Improvement Of Ultra-low-ron Ednmos App 20190027585 - WEI; Lin ; et al.	2019-01-24
VDMOS transistors, BCD devices including VDMOS transistors, and methods for fabricating integrated circuits with such devices Grant 10,032,766 - Li , et al. July 24, 2	2018-07-24
Heat dissipation and series resistance reduction of PA and RF switch in SLT by backside thick metal Grant 9,960,115 - Toh , et al. May 1, 2	2018-05-01
Vdmos Transistors, Bcd Devices Including Vdmos Transistors, And Methods For Fabricating Integrated Circuits With Such Devices App 20180082997 - Li; Ming ; et al.	2018-03-22
Integrated circuits using silicon on insulator substrates and methods of manufacturing the same Grant 9,922,868 - Toh , et al. March 20, 2	2018-03-20
Mos Varactors And Methods For Fabricating Mos Varactors App 20180076337 - Lin; Kemao ; et al.	2018-03-15
Integrated circuits with gaps Grant 9,899,527 - Purakh , et al. February 20, 2	2018-02-20
Integrated circuits with deep trench isolations and methods for producing the same Grant 9,831,304 - Yap , et al. November 28, 2	2017-11-28
Integrated Circuits With Selectively Strained Device Regions And Methods For Fabricating Same App 20170317103 - Purakh; Raj Verma ; et al.	2017-11-02
Integrated Circuits With Gaps App 20170194504 - Purakh; Raj Verma ; et al.	2017-07-06
Integrated Circuits Using Silicon On Insulator Substrates And Methods Of Manufacturing The Same App 20160276210 - Toh; Rui Tze ; et al.	2016-09-22

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.