Probst; Marc

Patent Applications and Registrations

Patent applications and USPTO patent grants for Probst; Marc.The latest application filed is for "power semiconductor device having a control cell for controlling a load current".

Company Profile

5.10.13

Probst; Marc - Radeberg DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Power Semiconductor Device Having a Control Cell for Controlling a Load Current App 20220231125 - Thees; Hans-Juergen ; et al.	2022-07-21
Method of processing a power semiconductor device Grant 11,322,587 - Thees , et al. May 3, 2	2022-05-03
Power Semiconductor Device and Method App 20200395443 - Thees; Hans-Juergen ; et al.	2020-12-17
Integrated circuit and method of forming an integrated circuit Grant 10,748,807 - Helm , et al. A	2020-08-18
Integrated Circuit and Method of Forming an Integrated Circuit App 20190198380 - Helm; Torsten ; et al.	2019-06-27
BiMOS device with a fully self-aligned emitter-silicon and method for manufacturing the same Grant 10,312,159 - Hoffmann , et al.	2019-06-04
Integrated circuit and method of forming an integrated circuit Grant 10,262,889 - Helm , et al.	2019-04-16
BiMOS DEVICE WITH A FULLY SELF-ALIGNED EMITTER-SILICON AND METHOD FOR MANUFACTURING THE SAME App 20180166338 - HOFFMANN; Frank ; et al.	2018-06-14
BiMOS device with a fully self-aligned emitter-silicon and method for manufacturing the same Grant 9,812,369 - Hoffmann , et al. November 7, 2	2017-11-07
Integrated Circuit and Method of Forming an Integrated Circuit App 20170256437 - Helm; Torstern ; et al.	2017-09-07
BiMOS DEVICE WITH A FULLY SELF-ALIGNED EMITTER-SILICON AND METHOD FOR MANUFACTURING THE SAME App 20160322257 - HOFFMANN; Frank ; et al.	2016-11-03
Method Of Fabricating Isolating Semiconductor Structures App 20150203350 - KAUTZSCH; Thoralf ; et al.	2015-07-23
Method of fabricating isolating semiconductor structures using a layout of trenches and openings Grant 8,994,127 - Kautzsch , et al. March 31, 2	2015-03-31
Method and device including transistor component having a field electrode Grant 8,889,512 - Krumrey , et al. November 18, 2	2014-11-18
Integrated Circuit And Method Of Forming An Integrated Circuit App 20130187159 - Helm; Torsten ; et al.	2013-07-25
Method of fabricating isolated semiconductor structures App 20130134530 - KAUTZSCH; Thoralf ; et al.	2013-05-30
Method And Device Including Transistor Component Having A Field Electrode App 20120040505 - Krumrey; Joachim ; et al.	2012-02-16
Method and device including transistor component having a field electrode Grant 8,072,028 - Krumrey , et al. December 6, 2	2011-12-06
Method And Device Including Transistor Component Having A Field Electrode App 20110095360 - Krumrey; Joachim ; et al.	2011-04-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.