loadpatents
name:-0.011184930801392
name:-0.050511121749878
name:-0.0011420249938965
Pricer; Wilbur D. Patent Filings

Pricer; Wilbur D.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Pricer; Wilbur D..The latest application filed is for "intralevel decoupling capacitor, method of manufacture and testing circuit of the same".

Company Profile
0.42.8
  • Pricer; Wilbur D. - Charlotte VT
  • Pricer; Wilbur D. - Burlington VT
  • Pricer; Wilbur D. - Poughkeepsie NY
  • Pricer; Wilbur D. - N/A NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Intralevel decoupling capacitor, method of manufacture and testing circuit of the same
Grant 7,323,382 - Bernstein , et al. January 29, 2
2008-01-29
Intralevel decoupling capacitor, method of manufacture and testing circuit of the same
App 20070204447 - Bernstein; Kerry ;   et al.
2007-09-06
Method of manufacturing an intralevel decoupling capacitor
Grant 7,195,971 - Bernstein , et al. March 27, 2
2007-03-27
Intralevel decoupling capacitor, method of manufacture and testing circuit of the same
App 20050139959 - Bernstein, Kerry ;   et al.
2005-06-30
Intralevel decoupling capacitor, method of manufacture and testing circuit of the same
Grant 6,882,015 - Bernstein , et al. April 19, 2
2005-04-19
Method and apparatus for providing communication between electronic devices
Grant 6,879,638 - Bertin , et al. April 12, 2
2005-04-12
Low-power critical error rate communications controller
Grant 6,802,033 - Bertin , et al. October 5, 2
2004-10-05
Logic SOI structure, process and application for vertical bipolar transistor
Grant 6,790,722 - Divakaruni , et al. September 14, 2
2004-09-14
Inductive fuse for semiconductor device
Grant 6,713,838 - Pricer , et al. March 30, 2
2004-03-30
Intralevel decoupling capacitor, method of manufacture and testing circuit of the same
App 20040046230 - Bernstein, Kerry ;   et al.
2004-03-11
Intralevel decoupling capacitor, method of manufacture and testing circuit of the same
Grant 6,677,637 - Bernstein , et al. January 13, 2
2004-01-13
Logic power optimization algorithm
Grant 6,658,634 - Goodnow , et al. December 2, 2
2003-12-02
On chip alpha-particle detector
Grant 6,645,789 - Bernstein , et al. November 11, 2
2003-11-11
Performance based system and method for dynamic allocation of a unified multiport cache
Grant 6,604,174 - Dean , et al. August 5, 2
2003-08-05
Integrated high-performance decoupling capacitor and heat sink
Grant 6,548,338 - Bernstein , et al. April 15, 2
2003-04-15
On chip alpha-particle detector
App 20030020128 - Bernstein, Kerry ;   et al.
2003-01-30
Method and apparatus for improving caching within a processor system
Grant 6,449,693 - Goetz , et al. September 10, 2
2002-09-10
Method for forming mixed high voltage (HV/LV) transistors for CMOS devices using controlled gate depletion
Grant 6,436,749 - Tonti , et al. August 20, 2
2002-08-20
Re-settable tristate programmable device
App 20020096735 - Kimmel, Kurt R. ;   et al.
2002-07-25
Intralevel Decoupling Capacitor, Method Of Manufacture And Testing Circuit Of The Same
App 20020081832 - BERNSTEIN, KERRY ;   et al.
2002-06-27
Inductive fuse for semiconductor device
App 20020037606 - Pricer, Wilbur D. ;   et al.
2002-03-28
Inductive fuse for semiconductor device
Grant 6,335,229 - Pricer , et al. January 1, 2
2002-01-01
Integrated high-performance decoupling capacitor and heat sink
App 20010050408 - Bernstein, Kerry ;   et al.
2001-12-13
Control of hysteresis characteristic within a CMOS differential receiver
Grant 6,281,731 - Fifield , et al. August 28, 2
2001-08-28
Device method for enhanced avalanche SOI CMOS
Grant 6,249,029 - Bryant , et al. June 19, 2
2001-06-19
Integrated high-performance decoupling capacitor and heat sink
Grant 6,236,103 - Bernstein , et al. May 22, 2
2001-05-22
Apparatus and method for efficient battery utilization in portable personal computers
Grant 6,167,524 - Goodnow , et al. December 26, 2
2000-12-26
Electrically alterable antifuse using FET
Grant 6,130,469 - Bracchitta , et al. October 10, 2
2000-10-10
Very low power logic circuit family with enhanced noise immunity
Grant 6,111,425 - Bertin , et al. August 29, 2
2000-08-29
ASIC low power activity detector to change threshold voltage
Grant 6,097,241 - Bertin , et al. August 1, 2
2000-08-01
Electrically programmable anti-fuse circuit
Grant 6,020,777 - Bracchitta , et al. February 1, 2
2000-02-01
Circuit for operating a control transistor from a fusible link
Grant 5,999,037 - Bernstein , et al. December 7, 1
1999-12-07
Device design for enhanced avalanche SOI CMOS
Grant 5,959,335 - Bryant , et al. September 28, 1
1999-09-28
On-chip thermometry for control of chip operating temperature
Grant 5,873,053 - Pricer , et al. February 16, 1
1999-02-16
Hierarchical data storage system employing contemporaneous transfer of designated data pages to long write and short read cycle memory
Grant 5,594,883 - Pricer January 14, 1
1997-01-14
Method of Manufacturing three dimensional integrated device and circuit structures
Grant 5,409,852 - Faure , et al. April 25, 1
1995-04-25
Endurance management for solid state files
Grant 5,222,109 - Pricer June 22, 1
1993-06-22
Method for fabricating silicon-on-insulator structures
Grant 5,057,450 - Bronner , et al. October 15, 1
1991-10-15
BiMos input circuit
Grant 4,857,766 - Pricer , et al. August 15, 1
1989-08-15
BICMOS binary logic circuits
Grant 4,701,642 - Pricer October 20, 1
1987-10-20
Simple amplifying system for a dense memory array
Grant 4,445,201 - Pricer April 24, 1
1984-04-24
Controlled power performance driver circuit
Grant 4,384,216 - Pricer May 17, 1
1983-05-17
Sense amplifying system for memories with small cells
Grant 4,287,576 - Pricer September 1, 1
1981-09-01
Capacitor memory with an amplified cell signal
Grant 4,168,536 - Joshi , et al. September 18, 1
1979-09-18
Accessing arrangement for memories with small cells
Grant 4,160,275 - Lee , et al. July 3, 1
1979-07-03
Bit Partitioned Monolithic Circuit Computer System
Grant 3,798,606 - Henle , et al. March 19, 1
1974-03-19
Integral Hierarchical Binary Storage Element
Grant 3,740,723 - Beausoleil , et al. June 19, 1
1973-06-19
Auxiliary Storage Apparatus
Grant 3,648,255 - Beausoleil , et al. March 7, 1
1972-03-07
Associative Memory System With Match, No Match And Multiple Match Resolution
Grant 3,602,899 - Lindquist , et al. August 31, 1
1971-08-31
Centralized Crosspoint Switching Unit
Grant 3,601,807 - Beausoleil , et al. August 24, 1
1971-08-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed