Prezioso; Mirko

Patent Applications and Registrations

Patent applications and USPTO patent grants for Prezioso; Mirko.The latest application filed is for "management of non-volatile memory arrays".

Company Profile

3.7.10

Prezioso; Mirko - Santa Barbara CA
PREZIOSO; Mirko - Goleta CA
Prezioso; Mirko - Bologna IT

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Programming non-volatile memory arrays with automatic programming pulse amplitude adjustment using current-limiting circuits Grant 11,170,839 - Bayat , et al. November 9, 2	2021-11-09
Temperature effect compensation in memory arrays Grant 11,170,838 - Bayat , et al. November 9, 2	2021-11-09
Management Of Non-volatile Memory Arrays App 20210263683 - BAYAT; Farnood Merrikh ; et al.	2021-08-26
Analog-to-digital converter for non-volatile memory arrays used for in-memory computation with floating bitlines Grant 11,069,395 - Bayat , et al. July 20, 2	2021-07-20
Current comparator for submicron processes Grant 11,056,169 - Bayat , et al. July 6, 2	2021-07-06
Analog-to-digital Converter For Non-volatile Memory Arrays Used For In-memory Computation With Floating Bitlines App 20210020228 - BAYAT; Farnood Merrikh ; et al.	2021-01-21
Current Comparator For Submicron Processes App 20210018541 - BAYAT; Farnood Merrikh ; et al.	2021-01-21
Temperature Effect Compensation In Memory Arrays App 20210020232 - BAYAT; Farnood Merrikh ; et al.	2021-01-21
Programming Non-volatile Memory Arrays With Automatic Programming Pulse Amplitude Adjustment Using Current-limiting Circuits App 20210020209 - BAYAT; Farnood Merrikh ; et al.	2021-01-21
Management of non-volatile memory arrays Grant 10,891,080 - Bayat , et al. January 12, 2	2021-01-12
Vector-by-matrix Multiplier Modules Based On Non-volatile 2d And 3d Memory Arrays App 20200167408 - Bayat; Farnood Merrikh ; et al.	2020-05-28
Systems And Methods For Analog Vector By Matrix Multiplier App 20200081711 - Bayat; Farnood Merrikh ; et al.	2020-03-12
Vector-by-matrix multiplier modules based on non-volatile 2D and 3D memory arrays Grant 10,552,510 - Bayat , et al. Fe	2020-02-04
Vector-by-matrix Multiplier Modules Based On Non-volatile 2d And 3d Memory Arrays App 20190213234 - Bayat; Farnood Merrikh ; et al.	2019-07-11
Memristors and method for fabricating memristors Grant 9,899,450 - Strukov , et al. February 20, 2	2018-02-20
Memristors And Method For Fabricating Memristors App 20170077182 - Strukov; Dmitri ; et al.	2017-03-16
Logic Gate And A Corresponding Method Of Function App 20150123703 - Dediu; Valentin Alek ; et al.	2015-05-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.