loadpatents
Patent applications and USPTO patent grants for Pressly; Matthew D..The latest application filed is for "wrapper cell architecture for path delay testing of embedded core microprocessors and method of operation".
Patent | Date |
---|---|
Wrapper cell architecture for path delay testing of embedded core microprocessors and method of operation Grant 5,889,788 - Pressly , et al. March 30, 1 | 1999-03-30 |
Method for creating a high speed scan-interconnected set of flip-flop elements in an integrated circuit to enable faster scan-based testing Grant 5,717,700 - Crouch , et al. February 10, 1 | 1998-02-10 |
Data Processor having a built-in internal self test controller for testing a plurality of memories internal to the data processor Grant 5,617,531 - Crouch , et al. April 1, 1 | 1997-04-01 |
Serial scan chain architecture for a data processing system and method of operation Grant 5,592,493 - Crouch , et al. January 7, 1 | 1997-01-07 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.