loadpatents
Patent applications and USPTO patent grants for PRANATHARTHIHARAN; Balasubramanian S..The latest application filed is for "stacked transistors with different channel widths".
Patent | Date |
---|---|
Stacked Transistors With Different Channel Widths App 20200350211 - CHENG; Kangguo ;   et al. | 2020-11-05 |
Stacked transistors with different channel widths Grant 10,741,449 - Cheng , et al. A | 2020-08-11 |
Stacked transistors with different channel widths Grant 10,354,921 - Cheng , et al. July 16, 2 | 2019-07-16 |
Reducing bending in parallel structures in semiconductor fabrication Grant 10,347,749 - Pranatharthiharan , et al. July 9, 2 | 2019-07-09 |
Fin cut during replacement gate formation Grant 10,242,981 - Greene , et al. | 2019-03-26 |
Fin cut during replacement gate formation Grant 10,224,326 - Greene , et al. | 2019-03-05 |
Stacked Transistors With Different Channel Widths App 20190013244 - CHENG; Kangguo ;   et al. | 2019-01-10 |
Reducing Bending In Parallel Structures In Semiconductor Fabrication App 20180277663 - Pranatharthiharan; Balasubramanian S. ;   et al. | 2018-09-27 |
Fin Cut During Replacement Gate Formation App 20180122801 - Greene; Andrew M. ;   et al. | 2018-05-03 |
Stacked Transistors With Different Channel Widths App 20180122703 - CHENG; KANGGUO ;   et al. | 2018-05-03 |
Fin Cut During Replacement Gate Formation App 20180122708 - Greene; Andrew M. ;   et al. | 2018-05-03 |
POC process flow for conformal recess fill Grant 9,911,823 - Greene , et al. March 6, 2 | 2018-03-06 |
Pitch split patterning for semiconductor devices Grant 9,882,028 - Cheng , et al. January 30, 2 | 2018-01-30 |
Pitch Split Patterning For Semiconductor Devices App 20180006138 - Cheng; Kangguo ;   et al. | 2018-01-04 |
Fin cut during replacement gate formation Grant 9,741,823 - Greene , et al. August 22, 2 | 2017-08-22 |
Cutting fins and gates in CMOS devices Grant 9,721,848 - Bu , et al. August 1, 2 | 2017-08-01 |
Poc Process Flow For Conformal Recess Fill App 20170148895 - Greene; Andrew M. ;   et al. | 2017-05-25 |
Stacked transistors with different channel widths Grant 9,660,028 - Cheng , et al. May 23, 2 | 2017-05-23 |
POC process flow for conformal recess fill Grant 9,634,110 - Greene , et al. April 25, 2 | 2017-04-25 |
Semiconductor device having reduced contact resistance Grant 9,627,322 - Ok , et al. April 18, 2 | 2017-04-18 |
Poc Process Flow For Conformal Recess Fill App 20170084712 - Greene; Andrew M. ;   et al. | 2017-03-23 |
POC process flow for conformal recess fill Grant 9,576,954 - Greene , et al. February 21, 2 | 2017-02-21 |
POC process flow for conformal recess fill Grant 9,406,767 - Greene , et al. August 2, 2 | 2016-08-02 |
Co-integration of different fin pitches for logic and analog devices Grant 9,397,006 - Ok , et al. July 19, 2 | 2016-07-19 |
Semiconductor Device Having Reduced Contact Resistance App 20160148872 - Ok; Injo ;   et al. | 2016-05-26 |
Semiconductor device having reduced contact resistance Grant 9,275,901 - Ok , et al. March 1, 2 | 2016-03-01 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.