Powell; Giles V.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Powell; Giles V..The latest application filed is for "n-well/p-well strap structures".

Company Profile

0.14.8

Powell; Giles V. - Alameda CA
Powell; Giles V. - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
N-well/P-well strap structures Grant 10,043,716 - Do , et al. August 7, 2	2018-08-07
Methods, systems, and computer program product for implementing DRC clean multi-patterning process nodes with lateral fills in electronic designs Grant 9,904,756 - Ruehl , et al. February 27, 2	2018-02-27
Methods, systems, and computer program product for a bottom-up electronic design implementation flow and track pattern definition for multiple-patterning lithographic techniques Grant 9,659,138 - Powell , et al. May 23, 2	2017-05-23
Methods, systems, and computer program product for implementing DRC clean multi-patterning process nodes with parallel fills in electronic designs Grant 9,652,579 - Arkhipov , et al. May 16, 2	2017-05-16
N-well/p-well Strap Structures App 20160358825 - Do; Dustin ; et al.	2016-12-08
N-well/P-well strap structures Grant 9,449,962 - Do , et al. September 20, 2	2016-09-20
Integrated circuit floorplans Grant 9,219,483 - Lane , et al. December 22, 2	2015-12-22
Distributing power with through-silicon-vias Grant 8,835,224 - White , et al. September 16, 2	2014-09-16
N-well/p-well Strap Structures App 20130140640 - Do; Dustin ; et al.	2013-06-06
Distributing Power With Through-silicon-vias App 20130011965 - White; Thomas Henry ; et al.	2013-01-10
Distributing power with through-silicon-vias Grant 8,344,496 - White , et al. January 1, 2	2013-01-01
N-Well/P-Well Strap Structures App 20120261738 - Do; Dustin ; et al.	2012-10-18
N-well/P-well strap structures Grant 8,217,464 - Do , et al. July 10, 2	2012-07-10
N-well/p-well Strap Structures App 20120032276 - Do; Dustin ; et al.	2012-02-09
Use of dangling partial lines for interfacing in a PLD Grant 6,859,065 - Johnson , et al. February 22, 2	2005-02-22
Use of dangling partial lines for interfacing in a PLD App 20040108871 - Johnson, Brian D. ; et al.	2004-06-10
Efficient arrangement of interconnection resources on programmable logic devices Grant 6,670,825 - Lane , et al. December 30, 2	2003-12-30
Use of dangling partial lines for interfacing in a PLD Grant 6,653,862 - Johnson , et al. November 25, 2	2003-11-25
Use of dangling partial lines for interfacing in a PLD App 20020163358 - Johnson, Brian D. ; et al.	2002-11-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.