Pouydebasque; Arnaud

Patent Applications and Registrations

Patent applications and USPTO patent grants for Pouydebasque; Arnaud.The latest application filed is for "method for producing a device with a fluid-encapsulating membrane".

Company Profile

0.6.7

Pouydebasque; Arnaud - Le Versoud N/A FR
Pouydebasque; Arnaud - Gieres FR
Pouydebasque; Arnaud - Eindhoven NL
Pouydebasque; Arnaud - Crolles FR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method for producing a device with a fluid-encapsulating membrane Grant 8,551,352 - Pouydebasque , et al. October 8, 2	2013-10-08
Method For Producing A Device With A Fluid-encapsulating Membrane App 20120006783 - Pouydebasque; Arnaud ; et al.	2012-01-12
SRAM memory cell having transistors integrated at several levels and the threshold voltage VT of which is dynamically adjustable Grant 8,013,399 - Thomas , et al. September 6, 2	2011-09-06
Process for forming a wire portion in an integrated electronic circuit Grant 7,960,255 - Coronel , et al. June 14, 2	2011-06-14
Manufacturing method for planar independent-gate or gate-all-around transistors Grant 7,923,315 - Pouydebasque , et al. April 12, 2	2011-04-12
Manufacturing Method For Planar Independent-gate Or Gate-all-around Transistors App 20110014769 - Pouydebasque; Arnaud ; et al.	2011-01-20
MOS Transistor With Better Short Channel Effect Control and Corresponding Manufacturing Method App 20100283107 - Muller; Markus ; et al.	2010-11-11
Process For Forming A Wire Portion In An Integrated Electronic Circuit App 20100203712 - Coronel; Philippe ; et al.	2010-08-12
Formation of shallow siGe conduction channel Grant 7,687,356 - Coronel , et al. March 30, 2	2010-03-30
Sram Memory Cell Having Transistors Integrated At Several Levels And The Threshold Voltage Vt Of Which Is Dynamically Adjustable App 20090294861 - THOMAS; Olivier ; et al.	2009-12-03
Co-integration Of Multi-gate Fet With Other Fet Devices In Cmos Technology App 20090289304 - Pouydebasque; Arnaud ; et al.	2009-11-26
Formation of shallow siGe conduction channel App 20070275513 - Coronel; Philippe ; et al.	2007-11-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.