loadpatents
name:-0.012411832809448
name:-0.01578688621521
name:-0.00091695785522461
Pourkeramati; Ali Patent Filings

Pourkeramati; Ali

Patent Applications and Registrations

Patent applications and USPTO patent grants for Pourkeramati; Ali.The latest application filed is for "apparatus and method for external charge pump on flash memory module".

Company Profile
0.14.8
  • Pourkeramati; Ali - Hills CA US
  • Pourkeramati; Ali - Santa Cruz CA
  • Pourkeramati; Ali - Redwood City CA
  • Pourkeramati; Ali - Emerald Hills CA
  • Pourkeramati; Ali - Santa Clara CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Non-volatile memory array partitioning architecture and method to utilize single level cells and multi-level cells within the same memory
Grant 8,832,408 - Nazarian , et al. September 9, 2
2014-09-09
Apparatus and method for external charge pump on flash memory module
Grant 8,638,633 - Parker , et al. January 28, 2
2014-01-28
Apparatus And Method For External Charge Pump On Flash Memory Module
App 20120275229 - Parker; Allan ;   et al.
2012-11-01
Structure and method for parallel testing of dies on a semiconductor wafer
Grant 7,781,890 - Pourkeramati , et al. August 24, 2
2010-08-24
Non-volatile Memory Array Partitioning Architecture And Method To Utilize Single Level Cells And Multi-level Cells Within The Same Memory
App 20090113115 - Nazarian; Hagop ;   et al.
2009-04-30
Structure and method for parallel testing of dies on a semiconductor wafer
Grant 7,449,350 - Pourkeramati , et al. November 11, 2
2008-11-11
Structure and Method for Parallel Testing of Dies on a Semiconductor Wafer
App 20070102701 - Pourkeramati; Ali ;   et al.
2007-05-10
Structure And Method For Parallel Testing Of Dies On A Semiconductor Wafer
App 20070099312 - Pourkeramati; Ali ;   et al.
2007-05-03
Structure and method for parallel testing of dies on a semiconductor wafer
Grant 7,173,444 - Pourkeramati , et al. February 6, 2
2007-02-06
Integrated circuit having an EEPROM and flash EPROM using a memory cell with source-side programming
Grant 6,667,906 - Park , et al. December 23, 2
2003-12-23
Structure and method for parallel testing of dies on a semiconductor wafer
App 20030219913 - Pourkeramati, Ali ;   et al.
2003-11-27
Portable wireless storage unit
App 20030109218 - Pourkeramati, Ali ;   et al.
2003-06-12
Integrated circuit having an EEPROM and flash EPROM
Grant 6,487,125 - Park , et al. November 26, 2
2002-11-26
Integrated circuit having an EEPROM and flash EPROM using a memory cell with source-side programming
App 20020172075 - Park, Eungjoon ;   et al.
2002-11-21
Integrated circuit having an EEPROM and flash EPROM
App 20020089878 - Park, Eungjoon ;   et al.
2002-07-11
Flash memory architecture and method of operation
Grant 6,288,938 - Park , et al. September 11, 2
2001-09-11
Non-volatile memory cell capable of being programmed and erased through substantially separate areas of one of its drain-side and source-side regions
Grant 6,243,298 - Lee , et al. June 5, 2
2001-06-05
Serial flash memory
Grant 6,058,045 - Pourkeramati May 2, 2
2000-05-02
High-performance user programmable logic device (PLD)
Grant 5,046,035 - Jigour , et al. * September 3, 1
1991-09-03
High-performance programmable logic device
Grant 4,918,641 - Jigour , et al. April 17, 1
1990-04-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed