Potter; Kenneth H.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Potter; Kenneth H..The latest application filed is for "method and apparatus for dynamic load balancing over a network link bundle".

Company Profile

0.20.2

Potter; Kenneth H. - Raleigh NC

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method and apparatus for dynamic load balancing over a network link bundle Grant 7,623,455 - Hilla , et al. November 24, 2	2009-11-24
Inter-chip processor control plane communication Grant 7,447,872 - Schroter , et al. November 4, 2	2008-11-04
Zero overhead resource locks with attributes Grant 7,290,105 - Jeter, Jr. , et al. October 30, 2	2007-10-30
High performance interface logic architecture of an intermediate network node Grant 7,286,532 - Rachepalli , et al. October 23, 2	2007-10-23
Memory controller that tracks queue operations to detect race conditions Grant 7,254,687 - Jeter, Jr. , et al. August 7, 2	2007-08-07
Multi-link protocol reassembly assist in a parallel 1-D systolic array system Grant 7,245,615 - Potter , et al. July 17, 2	2007-07-17
Multi processor enqueue packet circuit Grant 7,174,394 - Garner , et al. February 6, 2	2007-02-06
System and method for process load balancing in a multi-processor environment Grant 7,155,722 - Hilla , et al. December 26, 2	2006-12-26
Split transaction reordering circuit Grant 7,124,231 - Garner , et al. October 17, 2	2006-10-17
Method and apparatus for dynamic load balancing over a network link bundle App 20060221974 - Hilla; Stephen ; et al.	2006-10-05
Mapping technique for computing addresses in a memory of an intermediate network node Grant 6,976,149 - Brandt , et al. December 13, 2	2005-12-13
System and method for decrementing a reference count in a multicast environment Grant 6,895,481 - Mitten , et al. May 17, 2	2005-05-17
Method and apparatus for controlling packet header buffer wrap around in a forwarding engine of an intermediate network node Grant 6,847,645 - Potter , et al. January 25, 2	2005-01-25
Apparatus and technique for maintaining order among requests directed to a same address on an external bus of an intermediate network node Grant 6,832,279 - Potter , et al. December 14, 2	2004-12-14
Sequence control mechanism for enabling out of order context processing Grant 6,804,815 - Kerr , et al. October 12, 2	2004-10-12
Apparatus and technique for maintaining order among requests issued over an external bus of an intermediate network node Grant 6,757,768 - Potter , et al. June 29, 2	2004-06-29
VLAN trunking over ATM PVCs (VTAP) Grant 6,757,298 - Burns , et al. June 29, 2	2004-06-29
Computer system for eliminating memory read-modify-write operations during packet transfers Grant 6,708,258 - Potter , et al. March 16, 2	2004-03-16
Group and virtual locking mechanism for inter processor synchronization Grant 6,662,252 - Marshall , et al. December 9, 2	2003-12-09
Inter-chip processor control plane communication App 20030225995 - Schroter, Russell ; et al.	2003-12-04
Group and virtual locking mechanism for inter processor synchronization Grant 6,529,983 - Marshall , et al. March 4, 2	2003-03-04
Dynamic addressing mapping to eliminate memory resource contention in a symmetric multiprocessor system Grant 6,505,269 - Potter January 7, 2	2003-01-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.