loadpatents
Patent applications and USPTO patent grants for Porter; Marion G..The latest application filed is for "apparatus and method for testing the operation of a central processing unit of a data processing system".
Patent | Date |
---|---|
Apparatus and method for testing the operation of a central processing unit of a data processing system Grant 4,933,941 - Eckard , et al. June 12, 1 | 1990-06-12 |
Apparatus for forcing a reload from main memory upon cache memory error Grant 4,831,622 - Porter , et al. May 16, 1 | 1989-05-16 |
Apparatus and method for a data processing unit sharing a plurality of operating systems Grant 4,530,052 - King , et al. July 16, 1 | 1985-07-16 |
Split-cycle cache system with SCU controlled cache clearing during cache store access period Grant 4,525,777 - Webster , et al. June 25, 1 | 1985-06-25 |
Apparatus and method for an operating system supervisor in a data processing system Grant 4,493,034 - Angelle , et al. January 8, 1 | 1985-01-08 |
Apparatus for cache clearing Grant 4,471,429 - Porter , et al. September 11, 1 | 1984-09-11 |
Cache unit information replacement apparatus Grant 4,314,331 - Porter , et al. February 2, 1 | 1982-02-02 |
Cache apparatus for enabling overlap of instruction fetch operations Grant 4,313,158 - Porter , et al. January 26, 1 | 1982-01-26 |
Instruction buffer apparatus of a cache unit Grant 4,312,036 - Porter , et al. January 19, 1 | 1982-01-19 |
Cache unit bypass apparatus Grant 4,268,907 - Porter , et al. May 19, 1 | 1981-05-19 |
Cache arrangement utilizing a split cycle mode of operation Grant 4,245,304 - Porter , et al. January 13, 1 | 1981-01-13 |
Command queue apparatus included within a cache unit for facilitating command sequencing Grant 4,225,922 - Porter September 30, 1 | 1980-09-30 |
Cache unit with transit block buffer apparatus Grant 4,217,640 - Porter , et al. August 12, 1 | 1980-08-12 |
Cache arrangement for performing simultaneous read/write operations Grant 4,208,716 - Porter , et al. June 17, 1 | 1980-06-17 |
Memory access system Grant 4,124,891 - Weller, III , et al. November 7, 1 | 1978-11-07 |
Instruction look ahead having prefetch concurrency and pipeline features Grant 4,110,822 - Porter , et al. August 29, 1 | 1978-08-29 |
Input/output processing system utilizing locked processors Grant 4,099,234 - Woods , et al. July 4, 1 | 1978-07-04 |
Input/output maintenance access apparatus Grant 4,091,455 - Woods , et al. May 23, 1 | 1978-05-23 |
Fail soft memory Grant 4,010,450 - Porter , et al. March 1, 1 | 1977-03-01 |
Pathfinder microprogram control system Grant 4,001,788 - Patterson , et al. January 4, 1 | 1977-01-04 |
Method of generating addresses to a paged memory Grant 3,976,978 - Patterson , et al. August 24, 1 | 1976-08-24 |
Processor for input-output processing system Grant 3,976,977 - Porter , et al. August 24, 1 | 1976-08-24 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.