Poon; Stephen S.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Poon; Stephen S..The latest application filed is for "power and data routing structures for organic light-emitting diode displays".

Company Profile

5.24.17

Poon; Stephen S. - Cupertino CA
Poon; Stephen S. - San Jose CA
Poon; Stephen S. - Austin TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Power and Data Routing Structures for Organic Light-Emitting Diode Displays App 20220238616 - Lin; Chin-Wei ; et al.	2022-07-28
Power and data routing structures for organic light-emitting diode displays Grant 11,342,395 - Lin , et al. May 24, 2	2022-05-24
Power and data routing structures for organic light-emitting diode displays Grant 11,257,883 - Lin , et al. February 22, 2	2022-02-22
Power and Data Routing Structures for Organic Light-Emitting Diode Displays App 20210273031 - Lin; Chin-Wei ; et al.	2021-09-02
Power and data routing structures for organic light-emitting diode displays Grant 11,101,337 - Che , et al. August 24, 2	2021-08-24
Power and Data Routing Structures for Organic Light-Emitting Diode Displays App 20200273928 - Che; Yuchi ; et al.	2020-08-27
Power and Data Routing Structures for Organic Light-Emitting Diode Displays App 20200194525 - Lin; Chin-Wei ; et al.	2020-06-18
Power and data routing structures for organic light-emitting diode displays Grant 10,629,664 - Lin , et al.	2020-04-21
Power and Data Routing Structures for Organic Light-Emitting Diode Displays App 20190221624 - Lin; Chin-Wei ; et al.	2019-07-18
Power and data routing structures for organic light-emitting diode displays Grant 10,312,309 - Lin , et al.	2019-06-04
Power and Data Routing Structures for Organic Light-Emitting Diode Displays App 20180204895 - Lin; Chin-Wei ; et al.	2018-07-19
Touch sensitive displays Grant 9,939,978 - Chen , et al. April 10, 2	2018-04-10
Encapsulation layers with improved reliability Grant 9,818,976 - Poon , et al. November 14, 2	2017-11-14
3d Oled Substrate And Fine Metal Mask App 20170179420 - Lee; ChoongHo ; et al.	2017-06-22
Organic light-emitting diode displays with crack detection and crack propagation prevention circuitry Grant 9,614,183 - Zhang , et al. April 4, 2	2017-04-04
Reducing touch pixel coupling Grant 9,535,544 - Yousefpor , et al. January 3, 2	2017-01-03
Touch Sensitive Displays App 20160306468 - Chen; Wei ; et al.	2016-10-20
Organic Light-Emitting Diode Displays with Crack Detection and Crack Propagation Prevention Circuitry App 20160293884 - Zhang; Zhen ; et al.	2016-10-06
Touch sensor arrangements for organic light-emitting diode displays Grant 9,400,576 - Chen , et al. July 26, 2	2016-07-26
Determination and reduction of parasitic capacitance variation due to display noise Grant 9,329,738 - Yousefpor , et al. May 3, 2	2016-05-03
Encapsulation Layers with Improved Reliability App 20150333293 - Poon; Stephen S. ; et al.	2015-11-19
Evaporation Tool App 20150275351 - Lee; Jungmin ; et al.	2015-10-01
Thin glass processing using a carrier Grant 9,063,605 - Feinstein , et al. June 23, 2	2015-06-23
Reducing Touch Pixel Coupling App 20140354586 - YOUSEFPOR; Marduke ; et al.	2014-12-04
Hydrogenation and Crystallization of Polycrystalline Silicon App 20140070225 - Yu; Cheng-Ho ; et al.	2014-03-13
Determination and Reduction of Parasitic Capacitance Variation Due to Display Noise App 20140071087 - Yousefpor; Marduke ; et al.	2014-03-13
Touch Sensitive Displays App 20130021289 - Chen; Wei ; et al.	2013-01-24
Thin Glass Processing Using A Carrier App 20120009703 - FEINSTEIN; Casey J. ; et al.	2012-01-12
Process for fabricating a MOSFET device having reduced reverse short channel effects Grant 5,552,332 - Tseng , et al. September 3, 1	1996-09-03
Trench isolator structure in an integrated circuit Grant 5,436,488 - Poon , et al. July 25, 1	1995-07-25
Method of forming trench isolation structure in an integrated circuit Grant 5,387,540 - Poon , et al. February 7, 1	1995-02-07
Method for fabricating a semiconductor device having a planar surface Grant 5,328,553 - Poon July 12, 1	1994-07-12
Semiconductor device having a ternary boron nitride film and a method for forming the same Grant 5,324,690 - Gelatos , et al. June 28, 1	1994-06-28
Trench structure having a germanium silicate region Grant 5,254,873 - Poon , et al. October 19, 1	1993-10-19
Method of forming trench isolation structure with germanium silicate filling Grant 5,190,889 - Poon , et al. March 2, 1	1993-03-02
Method for polish planarizing a semiconductor substrate by using a boron nitride polish stop Grant 5,064,683 - Poon , et al. November 12, 1	1991-11-12
LDD transistor process having doping sensitive endpoint etching Grant 4,978,626 - Poon , et al. December 18, 1	1990-12-18
LDD CMOS process Grant 4,753,898 - Parrillo , et al. June 28, 1	1988-06-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.