Pons; Thierry

Patent Applications and Registrations

Patent applications and USPTO patent grants for Pons; Thierry.The latest application filed is for "efficient implementation of complex vector fused multiply add and complex vector multiply".

Company Profile

3.12.12

Pons; Thierry - Hadera IL

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Efficient implementation of complex vector fused multiply add and complex vector multiply Grant 11,455,167 - Sade , et al. September 27, 2	2022-09-27
Efficient Implementation Of Complex Vector Fused Multiply Add And Complex Vector Multiply App 20200201628 - SADE; Raanan ; et al.	2020-06-25
Efficient implementation of complex vector fused multiply add and complex vector multiply Grant 10,521,226 - Sade , et al. Dec	2019-12-31
Efficient Implementation Of Complex Vector Fused Multiply Add And Complex Vector Multiply App 20190303142 - SADE; Raanan ; et al.	2019-10-03
Instruction and logic for early underflow detection and rounder bypass Grant 10,157,059 - Rubanovich , et al. Dec	2018-12-18
Instruction and Logic for Early Underflow Detection and Rounder Bypass App 20180088940 - Rubanovich; Simon ; et al.	2018-03-29
Fused multiply add operations using bit masks Grant 9,542,154 - Rubanovich , et al. January 10, 2	2017-01-10
Leading change anticipator logic Grant 9,274,752 - Rubanovich , et al. March 1, 2	2016-03-01
Efficient parallel floating point exception handling in a processor Grant 9,092,226 - Sperber , et al. July 28, 2	2015-07-28
Fused Multiply Add Operations Using Bit Masks App 20140379773 - Rubanovich; Simon ; et al.	2014-12-25
Reducing power consumption in multi-precision floating point multipliers Grant 8,918,446 - Boswell , et al. December 23, 2	2014-12-23
Leading Change Anticipator Logic App 20140188967 - Rubanovich; Simon ; et al.	2014-07-03
Reducing Power Consumption In Multi-precision Floating Point Multipliers App 20120151191 - Boswell; Brent R. ; et al.	2012-06-14
Efficient Parallel Floating Point Exception Handling In A Processor App 20120084533 - Sperber; Zeev ; et al.	2012-04-05
Efficient parallel floating point exception handling in a processor Grant 8,103,858 - Sperber , et al. January 24, 2	2012-01-24
Efficient parallel floating point exception handling in a processor App 20090327665 - Sperber; Zeev ; et al.	2009-12-31
Processor having inactive state of operation and method thereof Grant 7,536,485 - Kamhi , et al. May 19, 2	2009-05-19
Processor having inactive state of operation and method thereof App 20070174589 - Kamhi; Gila ; et al.	2007-07-26
System, apparatus and method of executing a micro operation App 20070005940 - Sperber; Zeev ; et al.	2007-01-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.