Polzl; Martin

Patent Applications and Registrations

Patent applications and USPTO patent grants for Polzl; Martin.The latest application filed is for "method of manufacturing a semiconductor die".

Company Profile

0.9.10

Polzl; Martin - Ossiach AT
Polzl; Martin - Alt-Ossiach AT
Polzl, Martin - Villach AT

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method of manufacturing a semiconductor die Grant 10,438,945 - Vielemeyer , et al. O	2019-10-08
Power transistor with at least partially integrated driver stage Grant 9,978,862 - Vielemeyer , et al. May 22, 2	2018-05-22
Method of Manufacturing a Semiconductor Die App 20180047719 - Vielemeyer; Martin ; et al.	2018-02-15
Electronic circuit having adjustable transistor device Grant 9,431,392 - Rieger , et al. August 30, 2	2016-08-30
Semiconductor Die And Package With Source Down And Sensing Configuration App 20150014858 - Otremba; Ralf ; et al.	2015-01-15
Gate Voltage Control for III-Nitride Transistors App 20140346569 - Vielemeyer; Martin ; et al.	2014-11-27
Power Transistor with At Least Partially Integrated Driver Stage App 20140319602 - Vielemeyer; Martin ; et al.	2014-10-30
Adjustable Transistor Device App 20140264577 - Rieger; Walter ; et al.	2014-09-18
Power transistor arrangement and method for fabricating it Grant 7,250,343 - Kotek , et al. July 31, 2	2007-07-31
Power transistor arrangement and method for fabricating it Grant 7,186,618 - Polzl , et al. March 6, 2	2007-03-06
Method for fabricating a transistor configuration including trench transistor cells having a field electrode, trench transistor, and trench configuration Grant 7,005,351 - Henninger , et al. February 28, 2	2006-02-28
Field-effect-controllable semiconductor component and method for fabricating the component Grant 6,927,101 - Henninger , et al. August 9, 2	2005-08-09
Power transistor arrangement and method for fabricating it App 20050151190 - Kotek, Manfred ; et al.	2005-07-14
Power transistor arrangement and method for fabricating it App 20050145936 - Polzl, Martin ; et al.	2005-07-07
Transistor configuration with a structure for making electrical contact with electrodes of a trench transistor cell Grant 6,891,223 - Krumrey , et al. May 10, 2	2005-05-10
Semiconductor component with an increased breakdown voltage in the edge area Grant 6,806,533 - Henninger , et al. October 19, 2	2004-10-19
Method for fabricating a transistor configuration including trench transistor cells having a field electrode, trench transistor, and trench configuration App 20040031987 - Henninger, Ralf ; et al.	2004-02-19
Semiconductor component with an increased breakdown voltage in the edge area App 20030209757 - Henninger, Ralf ; et al.	2003-11-13
Field-effect-controllable semiconductor component and method for fabricating the component App 20030186507 - Henninger, Ralf ; et al.	2003-10-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.