loadpatents
Patent applications and USPTO patent grants for Polig; Raphael.The latest application filed is for "deep neural network on field-programmable gate array".
Patent | Date |
---|---|
Bit-serial linear algebra processor Grant 11,275,713 - Giefers , et al. March 15, 2 | 2022-03-15 |
Native code generation for cloud services Grant 11,150,926 - Polig , et al. October 19, 2 | 2021-10-19 |
Learning framework for software-hardware model generation and verification Grant 10,970,449 - Mukherjee , et al. April 6, 2 | 2021-04-06 |
Deep Neural Network On Field-programmable Gate Array App 20210064975 - Purandare; Mitra ;   et al. | 2021-03-04 |
Hardware compilation of cascaded grammars Grant 10,803,346 - Atasu , et al. October 13, 2 | 2020-10-13 |
Index based memory access using single instruction multiple data unit Grant 10,776,118 - Giefers , et al. September 15, 2 | 2020-09-15 |
Interactive-aware Clustering Of Stable States App 20200273539 - Purandare; Mitra ;   et al. | 2020-08-27 |
Native Code Generation for Cloud Services App 20200272487 - POLIG; Raphael ;   et al. | 2020-08-27 |
Random Sequence Generation For Gene Simulations App 20200089842 - Polig; Raphael ;   et al. | 2020-03-19 |
Bit-serial Linear Algebra Processor App 20190377707 - Giefers; Heiner ;   et al. | 2019-12-12 |
Precision data access using differential data Grant 10,430,325 - Angerer , et al. O | 2019-10-01 |
Precision data access using differential data Grant 10,430,326 - Angerer , et al. O | 2019-10-01 |
Hardware Compilation Of Cascaded Grammars App 20190163999 - Atasu; Kubilay ;   et al. | 2019-05-30 |
Learning Framework For Software-hardware Model Generation And Verification App 20190087513 - Mukherjee; Rajdeep ;   et al. | 2019-03-21 |
Hardware compilation of cascaded grammars Grant 10,198,646 - Atasu , et al. Fe | 2019-02-05 |
Linear FE system solver with dynamic multi-grip precision Grant 10,025,754 - Angerer , et al. July 17, 2 | 2018-07-17 |
Non-deterministic finite state machine module for use in a regular expression matching system Grant 9,983,876 - Atasu , et al. May 29, 2 | 2018-05-29 |
Index Based Memory Access App 20180074962 - Giefers; Heiner ;   et al. | 2018-03-15 |
Accelerated Content Analytics Based On A Hierarchical Data-flow-graph Representation App 20180018152 - Atasu; Kubilay ;   et al. | 2018-01-18 |
Hardware Compilation Of Cascaded Grammars App 20180005060 - Atasu; Kubilay ;   et al. | 2018-01-04 |
Accelerated content analytics based on a hierarchical data-flow-graph representation Grant 9,858,056 - Atasu , et al. January 2, 2 | 2018-01-02 |
Interposer for dynamic mapping of API calls Grant 9,703,573 - Giefers , et al. July 11, 2 | 2017-07-11 |
Differential Data Access App 20170097883 - Angerer; Christoph M. ;   et al. | 2017-04-06 |
Adaptable and extensible runtime and system for heterogeneous computer systems Grant 9,557,976 - Angerer , et al. January 31, 2 | 2017-01-31 |
Adaptable and extensible runtime and system for heterogeneous computer systems Grant 9,557,975 - Angerer , et al. January 31, 2 | 2017-01-31 |
Linear Fe System Solver With Dynamic Multi-grid Precision App 20170024356 - Angerer; Christoph M. ;   et al. | 2017-01-26 |
SRAM array comprising multiple cell cores Grant 9,384,823 - Kugel , et al. July 5, 2 | 2016-07-05 |
Differential Data Access App 20160170652 - Angerer; Christoph M. ;   et al. | 2016-06-16 |
Sram Array Comprising Multiple Cell Cores App 20160086659 - Kugel; Michael ;   et al. | 2016-03-24 |
Adaptable and Extensible Runtime and System for Heterogeneous Computer Systems App 20150293751 - Angerer; Christoph M. ;   et al. | 2015-10-15 |
Adaptable and Extensible Runtime and System for Heterogeneous Computer Systems App 20150169304 - Angerer; Christoph M. ;   et al. | 2015-06-18 |
Defective memory column replacement with load isolation Grant 8,964,493 - Penth , et al. February 24, 2 | 2015-02-24 |
Integrated circuit schematics having imbedded scaling information for generating a design instance Grant 8,918,749 - Kugel , et al. December 23, 2 | 2014-12-23 |
Non-deterministic Finite State Machine Module For Use In A Regular Expression Matching System App 20140244554 - Atasu; Kubilay ;   et al. | 2014-08-28 |
Defective Memory Column Replacement With Load Isolation App 20140192602 - Penth; Silke ;   et al. | 2014-07-10 |
Integrated Circuit Schematics Having Imbedded Scaling Information For Generating A Design Instance App 20140130004 - Kugel; Michael ;   et al. | 2014-05-08 |
Method and system for generating a placement layout of a VLSI circuit design Grant 8,631,376 - Werner , et al. January 14, 2 | 2014-01-14 |
Global bit line restore by most significant bit of an address line Grant 8,587,990 - Chan , et al. November 19, 2 | 2013-11-19 |
Method and System for Generating a Placement Layout of a VLSI Circuit Design App 20120174051 - Werner; Tobias T. ;   et al. | 2012-07-05 |
Global Bit Line Restore By Most Significant Bit Of An Address Line App 20120008379 - CHAN; Yuen H. ;   et al. | 2012-01-12 |
Interleave Memory Array Arrangement App 20110310680 - Chan; Yuen H. ;   et al. | 2011-12-22 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.