Pohlack; Martin T.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Pohlack; Martin T..The latest application filed is for "concurrently executing critical sections in program code in a processor".

Company Profile

0.13.17

Pohlack; Martin T. - Dresden DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Concurrently executing critical sections in program code in a processor Grant 9,916,189 - Pohlack , et al. March 13, 2	2018-03-13
Processor support for hardware transactional memory Grant 9,880,848 - Chung , et al. January 30, 2	2018-01-30
Accessing time stamps during transactions in a processor Grant 9,286,111 - Pohlack , et al. March 15, 2	2016-03-15
Concurrently Executing Critical Sections in Program Code in a Processor App 20160070659 - Pohlack; Martin T. ; et al.	2016-03-10
Compiler support technique for hardware transactional memory systems Grant 9,110,691 - Chung , et al. August 18, 2	2015-08-18
Handling Reads Following Transactional Writes during Transactions in a Computing Device App 20150205721 - Diestelhorst; Stephan ; et al.	2015-07-23
Protecting large regions without operating-system support Grant 8,943,278 - Pohlack , et al. January 27, 2	2015-01-27
TLB-walk controlled abort policy for hardware transactional memory Grant 8,914,586 - Pohlack , et al. December 16, 2	2014-12-16
TLB-Walk Controlled Abort Policy for Hardware Transactional Memory App 20140040567 - Pohlack; Martin T. ; et al.	2014-02-06
Protecting Large Regions without Operating-System Support App 20140040554 - Pohlack; Martin T. ; et al.	2014-02-06
Protecting large objects within an advanced synchronization facility Grant 8,612,694 - Pohlack , et al. December 17, 2	2013-12-17
Accessing Time Stamps During Transactions in a Processor App 20130290965 - Pohlack; Martin T. ; et al.	2013-10-31
Providing Capacity Guarantees For Hardware Transactional Memory Systems Using Fences App 20130159673 - Pohlack; Martin T. ; et al.	2013-06-20
Predictive Lock Elision App 20130159653 - Pohlack; Martin T. ; et al.	2013-06-20
Preventing unintended loss of transactional data in hardware transactional memory systems Grant 8,352,688 - Chung , et al. January 8, 2	2013-01-08
Protecting Large Objects Within an Advanced Synchronization Facility App 20120233411 - Pohlack; Martin T. ; et al.	2012-09-13
Method And Apparatus For Reducing Livelock In A Shared Memory System App 20120159084 - POHLACK; MARTIN T. ; et al.	2012-06-21
Compiler Support Technique For Hardware Transactional Memory Systems App 20120124563 - Chung; Jaewoong ; et al.	2012-05-17
Preventing Unintended Loss Of Transactional Data In Hardware Transactional Memory Systems App 20120124293 - Chung; Jaewoong ; et al.	2012-05-17
Processor Support For Hardware Transactional Memory App 20110307689 - Chung; Jaewoong ; et al.	2011-12-15
Inverted Default Semantics For In-speculative-region Memory Accesses App 20110208921 - Pohlack; Martin T. ; et al.	2011-08-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.