Plass; Donald W.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Plass; Donald W..The latest application filed is for "bit-line mux driver with diode header for computer memory".

Company Profile

3.57.57

Plass; Donald W. - Poughkeepsie NY
Plass; Donald W - Poughkeepsie NY
Plass; Donald W. - Poughkeepside NY US
Plass; Donald W. - Pleasent Valley NY
Plass; Donald W. - Pleasant Valley NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Bit-line Mux Driver With Diode Header For Computer Memory App 20210098056 - Fredeman; Gregory J. ; et al.	2021-04-01
Bit-line mux driver with diode header for computer memory Grant 10,943,647 - Fredeman , et al. March 9, 2	2021-03-09
Voltage bitline high (VBLH) regulation for computer memory Grant 10,930,339 - Fredeman , et al. February 23, 2	2021-02-23
Negative voltage generation for computer memory Grant 10,832,756 - Fredeman , et al. November 10, 2	2020-11-10
Memory array with reduced circuitry Grant 10,762,953 - Jungmann , et al. Sep	2020-09-01
Memory Array With Reduced Circuitry App 20200194059 - Jungmann; Noam ; et al.	2020-06-18
Bias-controlled bit-line sensing scheme for eDRAM Grant 10,559,346 - Mathews , et al. Feb	2020-02-11
Bias-controlled Bit-line Sensing Scheme For Edram App 20190228812 - Mathews; Abraham ; et al.	2019-07-25
Dynamic high voltage driver with adjustable clamped output level Grant 9,748,958 - Fredeman , et al. August 29, 2	2017-08-29
Dynamic High Voltage Driver With Adjustable Clamped Output Level App 20160352336 - Fredeman; Gregory J. ; et al.	2016-12-01
Charge pump generator with direct voltage sensor Grant 9,341,655 - Muench , et al. May 17, 2	2016-05-17
Voltage comparator circuit and usage thereof Grant 9,299,458 - Binyamini , et al. March 29, 2	2016-03-29
Voltage Comparator Circuit And Usage Thereof App 20160071617 - Binyamini; Lior ; et al.	2016-03-10
Voltage Comparator Circuit And Usage Thereof App 20160071551 - Binyamini; Lior ; et al.	2016-03-10
Voltage comparator circuit and usage thereof Grant 9,263,096 - Binyamini , et al. February 16, 2	2016-02-16
Charge pump generator with direct voltage sensor Grant 9,250,271 - Muench , et al. February 2, 2	2016-02-02
Gated-feedback sense amplifier for single-ended local bit-line memories Grant 9,224,437 - Barth, Jr. , et al. December 29, 2	2015-12-29
SRAM restore tracking circuit and method Grant 9,099,200 - Binyamini , et al. August 4, 2	2015-08-04
Dynamic Cascode-managed High-voltage Word-line Driver Circuit App 20150162059 - Fredeman; Gregory J. ; et al.	2015-06-11
Dynamic cascode-managed high-voltage word-line driver circuit Grant 9,053,770 - Fredeman , et al. June 9, 2	2015-06-09
Single-ended low-swing power-savings mechanism with process compensation Grant 9,047,930 - Fredeman , et al. June 2, 2	2015-06-02
Dynamic cascode-managed high-voltage word-line driver circuit Grant 9,025,403 - Fredeman , et al. May 5, 2	2015-05-05
Gated-feedback Sense Amplifier For Single-ended Local Bit-line Memories App 20150117120 - Barth, JR.; John E. ; et al.	2015-04-30
Charge Pump Generator With Direct Voltage Sensor App 20150054572 - Muench; Paul D. ; et al.	2015-02-26
Charge Pump Generator With Direct Voltage Sensor App 20150054493 - Muench; Paul D. ; et al.	2015-02-26
Single-Ended Low-Swing Power-Savings Mechanism with Process Compensation App 20150029803 - Fredeman; Gregory J. ; et al.	2015-01-29
Digital voltage boost circuit Grant 8,937,840 - Dawson , et al. January 20, 2	2015-01-20
Sram Restore Tracking Circuit And Method App 20150003147 - Binyamini; Lior ; et al.	2015-01-01
Sense amplifier having an isolated pre-charge architecture, a memory circuit incorporating such a sense amplifier and associated methods Grant 8,605,528 - Barth, Jr. , et al. December 10, 2	2013-12-10
Systems and methods for memory device precharging Grant 8,472,271 - Dawson , et al. June 25, 2	2013-06-25
Digital Voltage Boost Circuit App 20130155787 - Dawson; James W. ; et al.	2013-06-20
Sense Amplifier Having An Isolated Pre-charge Architecture, A Memory Circuit Incorporating Such A Sense Amplifier And Associated Methods App 20130114361 - Barth, JR.; John E. ; et al.	2013-05-09
System to improve a multistage charge pump and associated methods Grant 8,258,758 - Hwang , et al. September 4, 2	2012-09-04
Systems And Methods For Memory Device Precharging App 20120213023 - Dawson; James W. ; et al.	2012-08-23
Dynamic runtime modification of array layout for offset Grant 8,214,592 - Arimilli , et al. July 3, 2	2012-07-03
High voltage word line driver Grant 8,120,968 - Reohr , et al. February 21, 2	2012-02-21
High Voltage Word Line Driver App 20110199837 - Reohr; William Robert ; et al.	2011-08-18
Protection of secure electronic modules against attacks Grant 7,953,987 - Buscaglia , et al. May 31, 2	2011-05-31
Dynamic Runtime Modification of Array Layout for Offset App 20100268880 - Arimilli; Ravi Kumar ; et al.	2010-10-21
Efficient memory product for test and soft repair of SRAM with redundancy Grant 7,793,173 - Chang , et al. September 7, 2	2010-09-07
Integrated circuit chip with improved array stability Grant 7,787,284 - Chan , et al. August 31, 2	2010-08-31
Write control method for a memory array configured with multiple memory subarrays Grant 7,688,650 - Davis , et al. March 30, 2	2010-03-30
System To Improve A Multistage Charge Pump And Associated Methods App 20100001696 - Hwang; Charlie C. ; et al.	2010-01-07
System To Generate A Reference For A Charge Pump And Associated Methods App 20100001709 - Barth, JR.; John E. ; et al.	2010-01-07
System To Improve A Voltage Multiplier And Associated Methods App 20100002478 - Hwang; Charlie C. ; et al.	2010-01-07
Eight transistor SRAM cell with improved stability requiring only one word line Grant 7,606,060 - Chan , et al. October 20, 2	2009-10-20
Eight Transistor SRAM Cell with Improved Stability Requiring Only One Word Line App 20090034345 - Chan; Yuen H. ; et al.	2009-02-05
Write control circuitry and method for a memory array configured with multiple memory subarrays Grant 7,471,590 - Davis , et al. December 30, 2	2008-12-30
Efficient Memory Product for Test and Soft Repair of SRAM with Redundancy App 20080263417 - Chang; Tom Y. ; et al.	2008-10-23
Efficient method of test and soft repair of SRAM with redundancy Grant 7,437,626 - Chang , et al. October 14, 2	2008-10-14
Write Control Method For A Memory Array Configured With Multiple Memory Subarrays App 20080247245 - Davis; John D. ; et al.	2008-10-09
Integrated Circuit Chip With Improved Array Stability App 20080231323 - CHAN; YUEN H. ; et al.	2008-09-25
Integrated Circuit Chip With Improved Array Stability App 20080232149 - CHAN; YUEN H. ; et al.	2008-09-25
Protection of Secure Electronic Modules Against Attacks App 20080222430 - Buscaglia; Carl U. ; et al.	2008-09-11
Integrated circuit chip with improved array stability Grant 7,403,412 - Chan , et al. July 22, 2	2008-07-22
ABIST data compression and serialization for memory built-in self test of SRAM with redundancy Grant 7,380,191 - Dawson , et al. May 27, 2	2008-05-27
Clock Control Method And Apparatus For A Memory Array App 20080028255 - DAWSON; James W. ; et al.	2008-01-31
Integrated Circuit Chip With Improved Array Stability App 20080019200 - CHAN; YUEN H. ; et al.	2008-01-24
Clock control method and apparatus for a memory array Grant 7,299,374 - Dawson , et al. November 20, 2	2007-11-20
Eight transistor SRAM cell with improved stability requiring only one word line Grant 7,295,458 - Chan , et al. November 13, 2	2007-11-13
Integrated circuit chip with improved array stability Grant 7,295,457 - Chan , et al. November 13, 2	2007-11-13
Write control circuitry and method for a memory array configured with multiple memory subarrays Grant 7,283,417 - Davis , et al. October 16, 2	2007-10-16
Write Control Circuitry And Method For A Memory Array Configured With Multiple Memory Subarrays App 20070237020 - Davis; John D. ; et al.	2007-10-11
Method for enabling scan of defective ram prior to repair Grant 7,266,737 - Bunce , et al. September 4, 2	2007-09-04
Eight transistor SRAM cell with improved stability requiring only one word line App 20070165445 - Chan; Yuen H. ; et al.	2007-07-19
Method and apparatus for address generation Grant 7,233,542 - Bunce , et al. June 19, 2	2007-06-19
Method and apparatus for providing flexible modular redundancy allocation for memory built in self test of SRAM with redundancy Grant 7,219,275 - Chang , et al. May 15, 2	2007-05-15
Fast pulse powered NOR decode apparatus for semiconductor devices Grant 7,176,725 - Dawson , et al. February 13, 2	2007-02-13
Method for enabling scan of defective ram prior to repair App 20070033459 - Bunce; Paul A. ; et al.	2007-02-08
SRAM array with improved cell stability Grant 7,173,875 - Chan , et al. February 6, 2	2007-02-06
Fast pulse powered NOR decode apparatus with pulse stretching and redundancy steering Grant 7,170,320 - Dawson , et al. January 30, 2	2007-01-30
Programmable analog control of a bitline evaluation circuit Grant 7,102,944 - Bunce , et al. September 5, 2	2006-09-05
High density bitline selection apparatus for semiconductor memory devices Grant 7,099,206 - Dawson , et al. August 29, 2	2006-08-29
Circuit and method for writing a binary value to a memory cell Grant 7,099,203 - Bunce , et al. August 29, 2	2006-08-29
Apparatus and method for SRAM decoding with single signal synchronization App 20060181950 - Davis; John D. ; et al.	2006-08-17
Programmable analog control of a bitline evaluation circuit App 20060181952 - Bunce; Paul A. ; et al.	2006-08-17
Efficient method of test and soft repair of SRAM with redundancy App 20060181941 - Chang; Tom Y. ; et al.	2006-08-17
Circuit And Method For Writing A Binary Value To A Memory Cell App 20060181954 - Bunce; Paul A. ; et al.	2006-08-17
Method and apparatus for address generation App 20060181951 - Bunce; Paul A. ; et al.	2006-08-17
Write Driver Circuit For Memory Array App 20060176743 - Bunce; Paul A. ; et al.	2006-08-10
Method and circuit for implementing array bypass operations without access penalty App 20060179382 - Bunce; Paul A. ; et al.	2006-08-10
Circuit for interfacing local bitlines with global bitline App 20060176747 - Bunce; Paul A. ; et al.	2006-08-10
ABIST data compression and serialization for memory built-in self test of SRAM with redundancy App 20060179377 - Dawson; James W. ; et al.	2006-08-10
Fast pulse powered NOR decode apparatus for semiconductor devices App 20060176081 - Dawson; James W. ; et al.	2006-08-10
Method and apparatus for providing flexible modular redundancy allocation for memory built in self test of SRAM with redundancy App 20060179368 - Chang; Tom Y. ; et al.	2006-08-10
Write control circuitry and method for a memory array configured with multiple memory subarrays App 20060176756 - Davis; John D. ; et al.	2006-08-10
Fast pulse powered NOR decode apparatus with pulse stretching and redundancy steering App 20060176194 - Dawson; James W. ; et al.	2006-08-10
Clocked preconditioning of intermediate nodes App 20060176073 - Chen; Ann H. ; et al.	2006-08-10
Global And Local Read Control Synchronization Method And System For A Memory Array Configured With Multiple Memory Subarrays App 20060176760 - Bunce; Paul A. ; et al.	2006-08-10
Global and local read control synchronization method and system for a memory array configured with multiple memory subarrays Grant 7,088,638 - Bunce , et al. August 8, 2	2006-08-08
Clock control method and apparatus for a memory array App 20060174153 - Dawson; James W. ; et al.	2006-08-03
High density bitline selection apparatus for semiconductor memory devices App 20060171215 - Dawson; James W. ; et al.	2006-08-03
Write driver circuit for memory array Grant 7,085,173 - Bunce , et al. August 1, 2	2006-08-01
Memory output timing control circuit with merged functions Grant 7,075,855 - Bunce , et al. July 11, 2	2006-07-11
Apparatus and method for implementing multiple memory redundancy with delay tracking clock Grant 7,068,554 - Dawson , et al. June 27, 2	2006-06-27
Method and apparatus for implementing multiple column redundancy for memory Grant 7,064,990 - Dawson , et al. June 20, 2	2006-06-20
System and method for synchronizing memory array signals Grant 7,023,759 - Bunce , et al. April 4, 2	2006-04-04
Method for skip over redundancy decode with very low overhead Grant 7,009,895 - Bunce , et al. March 7, 2	2006-03-07
Method for skip over redundancy decode with very low overhead App 20050226063 - Bunce, Paul A. ; et al.	2005-10-13
Body contact layout for semiconductor-on-insulator devices App 20050127441 - Plass, Donald W. ; et al.	2005-06-16
SRAM array with improved cell stability App 20050078508 - Chan, Yuen H. ; et al.	2005-04-14
Integrated circuit chip with improved array stability App 20050063232 - Chan, Yuen H. ; et al.	2005-03-24
High speed latch and compare function Grant 6,822,885 - Bunce , et al. November 23, 2	2004-11-23
High Speed Latch And Compare Function App 20040202026 - Bunce, Paul A. ; et al.	2004-10-14
Integrated system logic and abist data compression for an SRAM directory App 20040205434 - Bunce, Paul A. ; et al.	2004-10-14
SOI cell stability test method Grant 6,728,912 - Dawson , et al. April 27, 2	2004-04-27
System for implementing a column redundancy scheme for arrays with controls that span multiple data bits Grant 6,584,023 - Bunce , et al. June 24, 2	2003-06-24
SOI cell stability test method App 20020152434 - Dawson, James W. ; et al.	2002-10-17
MESFET sram with power saving current-limiting transistors Grant 4,901,279 - Plass February 13, 1	1990-02-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.