loadpatents
Patent applications and USPTO patent grants for Pierce; Kerry M..The latest application filed is for "modular stacked silicon package assembly".
Patent | Date |
---|---|
Modular stacked silicon package assembly Grant 11,302,674 - Gandhi , et al. April 12, 2 | 2022-04-12 |
Modular Stacked Silicon Package Assembly App 20210366873 - GANDHI; Jaspreet Singh ;   et al. | 2021-11-25 |
Programmable memory controller Grant 8,099,564 - Kulkarni , et al. January 17, 2 | 2012-01-17 |
Power management with packaged multi-die integrated circuit Grant 7,992,020 - Tuan , et al. August 2, 2 | 2011-08-02 |
Interconnect architecture for field programmable gate array using variable length conductors Grant 5,801,546 - Pierce , et al. September 1, 1 | 1998-09-01 |
Interconnect architecture for field programmable gate array Grant 5,760,604 - Pierce , et al. June 2, 1 | 1998-06-02 |
Phase-locked delay loop for clock correction Grant 5,646,564 - Erickson , et al. July 8, 1 | 1997-07-08 |
Interconnect architecture for field programmable gate array using variable length conductors Grant 5,581,199 - Pierce , et al. December 3, 1 | 1996-12-03 |
Soft wakeup output buffer Grant 5,489,858 - Pierce , et al. February 6, 1 | 1996-02-06 |
Circuit for fast carry and logic Grant 5,481,206 - New , et al. January 2, 1 | 1996-01-02 |
Soft wakeup output buffer Grant 5,331,220 - Pierce , et al. July 19, 1 | 1994-07-19 |
Load programmable output buffer Grant 5,319,252 - Pierce , et al. June 7, 1 | 1994-06-07 |
Digital output buffer and method with slew rate control and reduced crowbar current Grant 5,231,311 - Ferry , et al. * July 27, 1 | 1993-07-27 |
Method and apparatus for setting desired logic state at internal point of a select storage element Grant 5,179,534 - Pierce , et al. January 12, 1 | 1993-01-12 |
Semiconductor FET structures with slew-rate control Grant 5,146,306 - Ferry , et al. September 8, 1 | 1992-09-08 |
Reduced switching noise output buffer using diode for quick turn-off Grant 5,111,075 - Ferry , et al. May 5, 1 | 1992-05-05 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.