loadpatents
name:-0.02848219871521
name:-0.012355089187622
name:-0.01486611366272
Phoa; Kinyip Patent Filings

Phoa; Kinyip

Patent Applications and Registrations

Patent applications and USPTO patent grants for Phoa; Kinyip.The latest application filed is for "semiconductor device having metal interconnects with different thicknesses".

Company Profile
13.11.23
  • Phoa; Kinyip - Beaverton OR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
FinFET based capacitors and resistors and related apparatuses, systems, and methods
Grant 11,393,934 - Kar , et al. July 19, 2
2022-07-19
Semiconductor Device Having Metal Interconnects With Different Thicknesses
App 20220157729 - Phoa; Kinyip ;   et al.
2022-05-19
Three-dimensional Nanoribbon-based Dynamic Random-access Memory
App 20220068931 - Gomes; Wilfred ;   et al.
2022-03-03
Semiconductor device having metal interconnects with different thicknesses
Grant 11,264,329 - Phoa , et al. March 1, 2
2022-03-01
Three-dimensional nanoribbon-based dynamic random-access memory
Grant 11,257,822 - Gomes , et al. February 22, 2
2022-02-22
Three-dimensional Nanoribbon-based Two-transistor Memory Cells
App 20210375926 - Mehandru; Rishabh ;   et al.
2021-12-02
Three-dimensional Memory Arrays With Layer Selector Transistors
App 20210335791 - Gomes; Wilfred ;   et al.
2021-10-28
Three-dimensional memory arrays with layer selector transistors
Grant 11,139,300 - Gomes , et al. October 5, 2
2021-10-05
Three-dimensional Nanoribbon-based Static Random-access Memory
App 20210272624 - Gomes; Wilfred ;   et al.
2021-09-02
Three-dimensional nanoribbon-based static random-access memory
Grant 11,087,832 - Gomes , et al. August 10, 2
2021-08-10
Gate-all-around Integrated Circuit Structures Having Adjacent Deep Via Substrate Contacts For Sub-fin Electrical Contact
App 20210193807 - GUHA; Biswajeet ;   et al.
2021-06-24
Gate-all-around Integrated Circuit Structures Having Devices With Source/drain-to-substrate Electrical Contact
App 20210193652 - GUHA; Biswajeet ;   et al.
2021-06-24
Gate-all-around Integrated Circuit Structures Having Devices With Channel-to-substrate Electrical Contact
App 20210193836 - GUHA; Biswajeet ;   et al.
2021-06-24
Three-dimensional Nanoribbon-based Logic
App 20210184052 - Gomes; Wilfred ;   et al.
2021-06-17
Gate-all-around Integrated Circuit Structures Having Adjacent Structures For Sub-fin Electrical Contact
App 20210184014 - GUHA; Biswajeet ;   et al.
2021-06-17
Three-dimensional Nanoribbon-based Dynamic Random-access Memory
App 20210159229 - Gomes; Wilfred ;   et al.
2021-05-27
Three-dimensional nanoribbon-based logic
Grant 11,018,264 - Gomes , et al. May 25, 2
2021-05-25
Three-dimensional Memory Arrays With Layer Selector Transistors
App 20210151438 - Gomes; Wilfred ;   et al.
2021-05-20
Semiconductor Device Having Metal Interconnects With Different Thicknesses
App 20210074642 - Phoa; Kinyip ;   et al.
2021-03-11
Metal-oxide-polysilicon tunable resistor for flexible circuit design and method of fabricating same
Grant 10,903,372 - Phoa , et al. January 26, 2
2021-01-26
Non-planar Integrated Circuit Structures Having Asymmetric Source And Drain Trench Contact Spacing
App 20200243655 - RAMI; Said ;   et al.
2020-07-30
Finfet Based Capacitors And Resistors And Related Apparatuses, Systems, And Methods
App 20200235249 - KAR; Ayan ;   et al.
2020-07-23
Metal-oxide-polysilicon Tunable Resistor For Flexible Circuit Design And Method Of Fabricating Same
App 20200194599 - PHOA; Kinyip ;   et al.
2020-06-18
Embedded Precision Resistor For Non-planar Semiconductor Device Architectures
App 20200105861 - KU; Chieh-Jen ;   et al.
2020-04-02
Vertical transistor using a through silicon via gate
Grant 10,505,034 - Yang , et al. Dec
2019-12-10
Monolithic integration of high voltage transistors and low voltage non-planar transistors
Grant 10,312,367 - Phoa , et al.
2019-06-04
On-chip through-body-via capacitors and techniques for forming same
Grant 10,229,866 - Chen , et al.
2019-03-12
Harvesting Energy In An Integrated Circuit Using The Seebeck Effect
App 20190051806 - Phoa; Kinyip ;   et al.
2019-02-14
Through silicon via based photovoltaic cell
Grant 10,158,034 - Phoa , et al. Dec
2018-12-18
On-chip Through-body-via Capacitors And Techniques For Forming Same
App 20180151474 - CHEN; YI WEI ;   et al.
2018-05-31
Vertical Transistor Using A Through Silicon Via Gate
App 20180130902 - YANG; Xiaodong ;   et al.
2018-05-10
Through Silicon Via Based Photovoltaic Cell
App 20170155004 - PHOA; KINYIP ;   et al.
2017-06-01
Monolithic Integration Of High Voltage Transistors & Low Voltage Non-planar Transistors
App 20170025533 - Phoa; Kinyip ;   et al.
2017-01-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed