loadpatents
name:-0.0020740032196045
name:-0.013795137405396
name:-0.0014560222625732
Philofsky; Brian D. Patent Filings

Philofsky; Brian D.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Philofsky; Brian D..The latest application filed is for "dynamic mounting thermal management for devices on board".

Company Profile
1.11.1
  • Philofsky; Brian D. - Longmont CO
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Three-dimensional thermal management apparatuses for electronic devices
Grant 11,328,976 - Refai-Ahmed , et al. May 10, 2
2022-05-10
Stacked silicon package having a thermal capacitance element
Grant 10,262,920 - Refai-Ahmed , et al.
2019-04-16
Dynamic mounting thermal management for devices on board
Grant 10,147,664 - Refai-Ahmed , et al. De
2018-12-04
Dynamic Mounting Thermal Management For Devices On Board
App 20180308783 - Refai-Ahmed; Gamal ;   et al.
2018-10-25
Thermal management device with textured surface for extended cooling limit
Grant 9,812,374 - Refai-Ahmed , et al. November 7, 2
2017-11-07
Latch based optimization during implementation of circuit designs for programmable logic devices
Grant 8,146,041 - Srinivasan , et al. March 27, 2
2012-03-27
System and methods for reducing clock power in integrated circuits
Grant 8,104,012 - Klein , et al. January 24, 2
2012-01-24
Latch based optimization during implementation of circuit designs for programmable logic devices
Grant 8,010,923 - Srinivasan , et al. August 30, 2
2011-08-30
Digital logic circuit for adding three binary words and method of implementing same
Grant 7,653,677 - Campbell , et al. January 26, 2
2010-01-26
Timing annotation accuracy through the use of static timing analysis tools
Grant 7,451,417 - Campbell , et al. November 11, 2
2008-11-11
Annotating timing information for a circuit design for increased timing accuracy
Grant 7,421,675 - Campbell , et al. September 2, 2
2008-09-02
Structures and methods for implementing ternary adders/subtractors in programmable logic devices
Grant 7,274,211 - Simkins , et al. September 25, 2
2007-09-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed