loadpatents
Patent applications and USPTO patent grants for Philip; Timothy Mathew.The latest application filed is for "phase change memory".
Patent | Date |
---|---|
Phase Change Memory App 20220310911 - Ok; Injo ;   et al. | 2022-09-29 |
Topological qubit device Grant 11,380,836 - Holmes , et al. July 5, 2 | 2022-07-05 |
Multi-layer Phase Change Memory Device App 20220209105 - Brew; Kevin W. ;   et al. | 2022-06-30 |
Integrated Diode Memory Device App 20220173310 - Philip; Timothy Mathew ;   et al. | 2022-06-02 |
Horizontal Rram Device And Architecture Fore Variability Reduction App 20220173313 - Philip; Timothy Mathew ;   et al. | 2022-06-02 |
Projected Memory Device With Reduced Minimum Conductance State App 20220165948 - Kersting; Benedikt ;   et al. | 2022-05-26 |
Resistive Memory Array App 20220165947 - Kim; Youngseok ;   et al. | 2022-05-26 |
Projected phase change memory devices Grant 11,283,015 - Philip , et al. March 22, 2 | 2022-03-22 |
Self-aligned top vias over metal lines formed by a damascene process Grant 11,189,527 - Philip , et al. November 30, 2 | 2021-11-30 |
Double patterned lithography using spacer assisted cuts for patterning steps Grant 11,177,160 - Philip , et al. November 16, 2 | 2021-11-16 |
Patterning line cuts before line patterning using sacrificial fill material Grant 11,158,536 - Dechene , et al. October 26, 2 | 2021-10-26 |
Analog Computing Architecture For Four Terminal Memory Devices App 20210327502 - Philip; Timothy Mathew ;   et al. | 2021-10-21 |
Double Patterned Lithography Using Spacer Assisted Cuts For Patterning Steps App 20210305089 - Philip; Timothy Mathew ;   et al. | 2021-09-30 |
Projected Phase Change Memory Devices App 20210305503 - Philip; Timothy Mathew ;   et al. | 2021-09-30 |
Multi-terminal Phase Change Memory Device App 20210305505 - Philip; Timothy Mathew ;   et al. | 2021-09-30 |
Analog computing architecture for four terminal memory devices Grant 11,133,058 - Philip , et al. September 28, 2 | 2021-09-28 |
Self-aligned Top Vias Over Metal Lines Formed By A Damascene Process App 20210296169 - Philip; Timothy Mathew ;   et al. | 2021-09-23 |
Topological Qubit Device App 20210288238 - Holmes; Steven J. ;   et al. | 2021-09-16 |
Structurally Stable Self-Aligned Subtractive Vias App 20210280465 - Mukesh; Sagarika ;   et al. | 2021-09-09 |
Self-aligned Block Via Patterning For Dual Damascene Double Patterned Metal Lines App 20210280457 - Philip; Timothy Mathew ;   et al. | 2021-09-09 |
Line Cut Patterning Using Sacrificial Material App 20210265201 - Philip; Timothy Mathew ;   et al. | 2021-08-26 |
Structurally stable self-aligned subtractive vias Grant 11,094,590 - Mukesh , et al. August 17, 2 | 2021-08-17 |
Patterning Line Cuts Before Line Patterning Using Sacrificial Fill Material App 20210210379 - Dechene; Daniel James ;   et al. | 2021-07-08 |
Spacer-assisted lithographic double patterning Grant 10,998,193 - Philip , et al. May 4, 2 | 2021-05-04 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.