loadpatents
name:-0.007436990737915
name:-0.011448860168457
name:-0.00046706199645996
Petranovic; Dusan Patent Filings

Petranovic; Dusan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Petranovic; Dusan.The latest application filed is for "stacked integracted circuit verification".

Company Profile
0.11.8
  • Petranovic; Dusan - Cupertino CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Extracting high frequency impedance in a circuit design using an electronic design automation tool
Grant 8,667,446 - Suaya , et al. March 4, 2
2014-03-04
Stacked Integracted Circuit Verification
App 20110185323 - HOGAN; WILLIAM MATTHEW ;   et al.
2011-07-28
Decoder using a memory for storing state metrics implementing a decoder trellis
Grant 7,900,184 - Potkonjak , et al. March 1, 2
2011-03-01
Extracting High Frequency Impedance In A Circuit Design Using An Electronic Design Automation Tool
App 20100251191 - Suaya; Roberto ;   et al.
2010-09-30
Extracting high frequency impedance in a circuit design using an electronic design automation tool
Grant 7,689,962 - Suaya , et al. March 30, 2
2010-03-30
Decoder using a memory for storing state metrics implementing a decoder trellis
App 20090100319 - Potkonjak; Miodrag ;   et al.
2009-04-16
Decoder using a memory for storing state metrics implementing a decoder trellis
Grant 7,467,359 - Potkonjak , et al. December 16, 2
2008-12-16
Extracting high frequency impedance in a circuit design using an electronic design automation tool
App 20070226659 - Suaya; Roberto ;   et al.
2007-09-27
Metacores: design and optimization techniques
App 20060067436 - Potkonjak; Miodrag ;   et al.
2006-03-30
Metacores: design and optimization techniques
Grant 7,017,126 - Potkoniak , et al. March 21, 2
2006-03-21
Multi-resolution Viterbi decoding technique
Grant 6,948,114 - Potkonjak , et al. September 20, 2
2005-09-20
Timing-driven placement method utilizing novel interconnect delay model
Grant 6,901,571 - Petranovic , et al. May 31, 2
2005-05-31
Metacores: design and optimization techniques
App 20030226120 - Potkonjak, Miodrag ;   et al.
2003-12-04
Multi-resolution viterbi decoding technique
App 20030204809 - Potkonjak, Miodrag ;   et al.
2003-10-30
Method and apparatus for application of proximity correction with relative segmentation
Grant 6,532,585 - Petranovic , et al. March 11, 2
2003-03-11
Method and apparatus for application of proximity correction with unitary segmentation
Grant 6,499,003 - Jones , et al. December 24, 2
2002-12-24
Method And Apparatus For Application Of Proximity Correction With Unitary Segmentation
App 20020004714 - JONES, EDWIN ;   et al.
2002-01-10
Geometric aerial image simulation
Grant 6,263,299 - Aleshin , et al. July 17, 2
2001-07-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed