Perez-Uria; Igor

Patent Applications and Registrations

Patent applications and USPTO patent grants for Perez-Uria; Igor.The latest application filed is for "printed circuit board, a terminal and a method of assembling a printed circuit board module".

Company Profile

2.10.12

Perez-Uria; Igor - Jarfalla SE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Printed circuit board, a terminal and a method of assembling a printed circuit board module Grant 10,617,007 - Perez-Uria , et al.	2020-04-07
Power source interface module with compact EMI filter Grant 10,340,788 - Andersson , et al.	2019-07-02
Printed Circuit Board, A Terminal And A Method Of Assembling A Printed Circuit Board Module App 20190090349 - PEREZ-URIA; Igor ; et al.	2019-03-21
Power Source Interface Module With Compact Emi Filter App 20170294835 - ANDERSSON; Mattias ; et al.	2017-10-12
A Connection Pin, A Converter Assembly And A Method For Manufacturing A Connection Pin App 20160278209 - Perez-Uria; Igor ; et al.	2016-09-22
Connection pin and a method for mounting a connection pin in a component carrier for an electronic assembly, and such a component carrier comprising connection pins Grant 9,363,916 - Perez-Uria , et al. June 7, 2	2016-06-07
Method for mounting connection pins in a component carrier, a die tool for mounting connection pins, a component carrier forming a module for an electronic assembly, and such an assembly Grant 9,253,936 - Perez-Uria , et al. February 2, 2	2016-02-02
Thermo/electrical conductor arrangement for multilayer printed circuit boards Grant 9,107,296 - Perez-Uria , et al. August 11, 2	2015-08-11
Connection pin for mounting in a component carrier, a method for producing an electronic assembly comprising a motherboard with stackable modules comprising a component carrier, and such an electronic assembly Grant 9,093,775 - Perez-Uria , et al. July 28, 2	2015-07-28
A Printed Circuit Board Arrangement And A Method For Forming Electrical Connection At A Printed Circuit Board App 20150208506 - Perez-Uria; Igor ; et al.	2015-07-23
Thermo/electrical Conductor Arrangement For Multilayer Printed Circuit Boards App 20140085034 - Perez-Uria; Igor ; et al.	2014-03-27
Method For Mounting Connection Pins In A Component Carrier, A Die Tool For Mounting Connection Pins, A Component Carrier Forming A Module For An Electronic Assembly, And Such An Assembly App 20130343007 - Perez-Uria; Igor ; et al.	2013-12-26
Connection Pin For Mounting In A Component Carrier, A Method For Producing An Electronic Assembly Comprising A Motherboard With Stackable Modules Comprising A Component Carrier, And Such An Electronic Assembly App 20130330966 - Perez-Uria; Igor ; et al.	2013-12-12
Connection Pin And A Method For Mounting A Connection Pin In A Component Carrier For An Electronic Assembly, And Such A Component Carrier Comprising Connection Pins App 20130322045 - Perez-Uria; Igor ; et al.	2013-12-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.