Perez; Michael Anthony

Patent Applications and Registrations

Patent applications and USPTO patent grants for Perez; Michael Anthony.The latest application filed is for "method, system, and product for improving isolation of input/output errors in logically partitioned data processing systems".

Company Profile

0.14.8

Perez; Michael Anthony - Cedar Park TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
System and method for selectively executing a reboot request after a reset to power on state for a particular partition in a logically partitioned system Grant 7,146,515 - Harrington , et al. December 5, 2	2006-12-05
Method, system, and product for improving isolation of input/output errors in logically partitioned data processing systems Grant 7,107,495 - Kitamorn , et al. September 12, 2	2006-09-12
Apparatus for reporting and isolating errors below a host bridge Grant 7,103,808 - Kitamorn , et al. September 5, 2	2006-09-05
Method and apparatus for analyzing hardware errors in a logical partitioned data processing system Grant 6,976,191 - Kitamorn , et al. December 13, 2	2005-12-13
Memory map adjustment to support the need of adapters with large memory requirements Grant 6,898,686 - Perez May 24, 2	2005-05-24
Method of programming I/O adapter settings for optimal performance Grant 6,898,644 - Perez May 24, 2	2005-05-24
Method, system, and product for improving isolation of input/output errors in logically partitioned data processing systems App 20040260981 - Kitamorn, Alongkorn ; et al.	2004-12-23
Method for prioritizing bus errors Grant 6,834,363 - Austen , et al. December 21, 2	2004-12-21
Mechanism for allowing PCI-PCI bridges to cache data without any coherency side effects Grant 6,820,161 - Perez November 16, 2	2004-11-16
Method and apparatus for reporting errors in a data processing system App 20040205393 - Kitamorn, Alongkorn ; et al.	2004-10-14
Method and apparatus for dynamic allocation of interrupt lines through interrupt sharing Grant 6,704,823 - Perez , et al. March 9, 2	2004-03-09
Mechanism to disable the gathering of time consuming unnecessary information at boottime Grant 6,697,940 - Perez , et al. February 24, 2	2004-02-24
Method, system, and computer program product for improved reboot capability App 20040030881 - Harrington, Bradley Ryan ; et al.	2004-02-12
System, method, and computer program product for executing a reliable warm reboot in logically partitioned systems App 20030236972 - Harrington, Bradley Ryan ; et al.	2003-12-25
Performance enhancement implementation through buffer management/bridge settings Grant 6,665,753 - Buckland , et al. December 16, 2	2003-12-16
Timely error data acquistion Grant 6,662,318 - Baysah , et al. December 9, 2	2003-12-09
Method and apparatus for inhibiting an adapter bus error signal following a reset operation Grant 6,662,320 - Cabezas , et al. December 9, 2	2003-12-09
Method for recovering from a machine check interrupt during runtime Grant 6,658,599 - Linam , et al. December 2, 2	2003-12-02
Multiple fault location in a series of devices App 20030191978 - Kitamorn, Alongkorn ; et al.	2003-10-09
Method and apparatus for analyzing hardware errors in a logical partitioned data processing system App 20030172322 - Kitamorn, Alongkorn ; et al.	2003-09-11
Method for prioritizing bus errors App 20020178404 - Austen, Christopher Harry ; et al.	2002-11-28
PCI error determination using error signatures or vectors App 20020124211 - Gray, Forrest Clifton ; et al.	2002-09-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.