loadpatents
Patent applications and USPTO patent grants for Perdoor; Sandeep Mallya.The latest application filed is for "residue signal generator architecture with reduced number of switches for use in a pipeline adc processing differential signals".
Patent | Date |
---|---|
DAC architecture for an ADC pipeline Grant 7,579,975 - Perdoor , et al. August 25, 2 | 2009-08-25 |
Residue Signal Generator Architecture With Reduced Number Of Switches For Use In A Pipeline Adc Processing Differential Signals App 20090146855 - Perdoor; Sandeep Mallya ;   et al. | 2009-06-11 |
Reducing noise and/or power consumption in a switched capacitor amplifier sampling a reference voltage Grant 7,358,801 - Perdoor , et al. April 15, 2 | 2008-04-15 |
Reducing noise in switched capacitor amplifier circuit Grant 7,088,273 - Perdoor , et al. August 8, 2 | 2006-08-08 |
Reducing Noise and/or Power Consumption in a Switched Capacitor Amplifier Sampling a Reference Voltage App 20060033561 - PERDOOR; Sandeep Mallya ;   et al. | 2006-02-16 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.