loadpatents
name:-0.03466010093689
name:-0.0035200119018555
name:-0.018224000930786
PENUMATCHA; Ashish Verma Patent Filings

PENUMATCHA; Ashish Verma

Patent Applications and Registrations

Patent applications and USPTO patent grants for PENUMATCHA; Ashish Verma.The latest application filed is for "encapsulation for transition metal dichalcogenide nanosheet transistor and methods of fabrication".

Company Profile
22.3.38
  • PENUMATCHA; Ashish Verma - Beaverton OR
  • Penumatcha; Ashish Verma - Hillsboro OR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Metal Insulator Metal (mim) Capacitor With Perovskite Dielectric
App 20220199519 - LIN; Chia-Ching ;   et al.
2022-06-23
Transition Metal Dichalcogenide Nanosheet Transistors And Methods Of Fabrication
App 20220199783 - Penumatcha; Ashish Verma ;   et al.
2022-06-23
Transistors With Monocrystalline Metal Chalcogenide Channel Materials
App 20220199812 - Naylor; Carl ;   et al.
2022-06-23
Encapsulation For Transition Metal Dichalcogenide Nanosheet Transistor And Methods Of Fabrication
App 20220199838 - Dorow; Chelsey ;   et al.
2022-06-23
Gate Dielectrics For Complementary Metal Oxide Semiconductors Transistors And Methods Of Fabrication
App 20220199619 - Penumatcha; Ashish Verma ;   et al.
2022-06-23
Field-effect Transistor (fet) With Self-aligned Ferroelectric Capacitor And Methods Of Fabrication
App 20220199833 - Shivaraman; Shriram ;   et al.
2022-06-23
Thin Film Transistors Having Boron Nitride Integrated With 2d Channel Materials
App 20220199799 - O'BRIEN; Kevin P. ;   et al.
2022-06-23
Capacitors With Built-in Electric Fields
App 20220181433 - Chang; Sou-Chi ;   et al.
2022-06-09
Thin Film Transistors Having Electrostatic Double Gates
App 20220149192 - MAXEY; Kirby ;   et al.
2022-05-12
Relaxor ferroelectric capacitors and methods of fabrication
Grant 11,316,027 - Chang , et al. April 26, 2
2022-04-26
Transistors Including Two-dimensional Materials
App 20220102495 - Maxey; Kirby Kurtis ;   et al.
2022-03-31
Transistors Including Two-dimensional Materials
App 20220102499 - Naylor; Carl Hugo ;   et al.
2022-03-31
Transition Metal Dichalcogenide Nanowires And Methods Of Fabrication
App 20210408227 - O'Brien; Kevin ;   et al.
2021-12-30
Transition Metal Dichalcogenide (tmd) Layer Stack For Transistor Applications And Methods Of Fabrication
App 20210408375 - Dorow; Chelsey ;   et al.
2021-12-30
Tmd Inverted Nanowire Integration
App 20210408288 - O'Brien; Kevin P. ;   et al.
2021-12-30
Memory Cells With Ferroelectric Capacitors Separate From Transistor Gate Stacks
App 20210398993 - Haratipour; Nazila ;   et al.
2021-12-23
Charge-transfer Spacers For Stacked Nanoribbon 2d Transistors
App 20210391478 - MAXEY; Kirby ;   et al.
2021-12-16
Relaxor Ferroelectric Capacitors And Methods Of Fabrication
App 20210305398 - Chang; Sou-Chi ;   et al.
2021-09-30
Multilayer High-k Gate Dielectric For A High Performance Logic Transistor
App 20210167182 - SUNG; Seung Hoon ;   et al.
2021-06-03
Fefet With Embedded Conductive Sidewall Spacers And Process For Forming The Same
App 20210167073 - Shivaraman; Shriram ;   et al.
2021-06-03
3d-ferroelectric Random Access Memory (3d-fram)
App 20210111179 - SHIVARAMAN; Shriram ;   et al.
2021-04-15
Vertical memory control circuitry located in interconnect layers
Grant 10,886,286 - Penumatcha , et al. January 5, 2
2021-01-05
Integrated circuit device with a two-dimensional semiconductor material and a dielectric material that includes fixed charges
Grant 10,886,265 - Penumatcha , et al. January 5, 2
2021-01-05
Recessed Gate Oxide On The Sidewall Of Gate Trench
App 20200403081 - Sung; Seung Hoon ;   et al.
2020-12-24
Transistor Device With (anti)ferroelectric Spacer Structures
App 20200312978 - KAVALIEROS; Jack ;   et al.
2020-10-01
Mfm Capacitor With Multilayered Oxides And Metals And Processes For Forming Such
App 20200312949 - HARATIPOUR; Nazila ;   et al.
2020-10-01
Mfm Capacitor And Process For Forming Such
App 20200312950 - HARATIPOUR; Nazila ;   et al.
2020-10-01
Transistor Device With Variously Conformal Gate Dielectric Layers
App 20200312976 - Sung; Seung Hoon ;   et al.
2020-10-01
Capacitors With Ferroelectric/antiferroelectric And Dielectric Materials
App 20200286984 - Chang; Sou-Chi ;   et al.
2020-09-10
Single Transistor With Strained And De-polarizing Anti-ferroelectric And Ferroelectric Oxide
App 20200287017 - CHANG; Sou-Chi ;   et al.
2020-09-10
Ultra-dense Ferroelectric Memory With Self-aligned Patterning
App 20200286687 - Lin; Chia-Ching ;   et al.
2020-09-10
Ferroelectric Capacitor With Insulating Thin Film
App 20200286686 - Lin; Chia-Ching ;   et al.
2020-09-10
Capacitor With Epitaxial Strain Engineering
App 20200286685 - Lin; Chia-Ching ;   et al.
2020-09-10
Piezo-resistive Transistor Based Resonator With Ferroelectric Gate Dielectric
App 20200212194 - Gosavi; Tanay ;   et al.
2020-07-02
Ferroelectric Transistors To Store Multiple States Of Resistances For Memory Cells
App 20200212224 - PENUMATCHA; Ashish Verma ;   et al.
2020-07-02
Ferroelectric Resonator
App 20200212532 - Gosavi; Tanay ;   et al.
2020-07-02
Piezo-resistive Transistor Based Resonator With Anti-ferroelectric Gate Dielectric
App 20200212193 - Gosavi; Tanay ;   et al.
2020-07-02
Vertical Memory Control Circuitry Located in Interconnect Layers
App 20200105774 - Penumatcha; Ashish Verma ;   et al.
2020-04-02
Transistor Implemented with Two-Dimensional Semiconductor Materials
App 20190378834 - Penumatcha; Ashish Verma ;   et al.
2019-12-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed