loadpatents
name:-0.029995203018188
name:-0.072384834289551
name:-0.00088691711425781
Pentkovski; Vladimir Patent Filings

Pentkovski; Vladimir

Patent Applications and Registrations

Patent applications and USPTO patent grants for Pentkovski; Vladimir.The latest application filed is for "select logic for the instruction scheduler of a multi strand out-of-order processor based on delayed reconstructed program order".

Company Profile
0.26.17
  • Pentkovski; Vladimir - Folsom CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Select logic for the instruction scheduler of a multi strand out-of-order processor based on delayed reconstructed program order
Grant 9,632,790 - Iyer , et al. April 25, 2
2017-04-25
Select Logic For The Instruction Scheduler Of A Multi Strand Out-of-order Processor Based On Delayed Reconstructed Program Order
App 20150301831 - Iyer; Jayesh ;   et al.
2015-10-22
Instruction Scheduling For A Multi-strand Out-of-order Processor
App 20140208074 - Babayan; Boris A. ;   et al.
2014-07-24
System and method for error correction in cache units
Grant 8,065,555 - Maiyuran , et al. November 22, 2
2011-11-22
Processor for computing a packed sum of absolute differences and packed multiply-add
Grant 7,516,307 - Abdallah , et al. April 7, 2
2009-04-07
Executing partial-width packed data instructions
Grant 7,467,286 - Abdallah , et al. December 16, 2
2008-12-16
System and method for error correction in cache units
App 20070226589 - Maiyuran; Subramaniam ;   et al.
2007-09-27
Method and apparatus for floating point operations and format conversion operations
Grant 7,216,138 - Abdallah , et al. May 8, 2
2007-05-08
Method and apparatus for performing cache segment flush and cache segment invalidation operations
Grant 6,978,357 - Hacking , et al. December 20, 2
2005-12-20
Method and apparatus for shared cache coherency for a chip multiprocessor or multiprocessor system
Grant 6,976,131 - Pentkovski , et al. December 13, 2
2005-12-13
Executing partial-width packed data instructions
Grant 6,970,994 - Abdallah , et al. November 29, 2
2005-11-29
Executing partial-width packed data instructions
App 20050216706 - Abdallah, Mohammad ;   et al.
2005-09-29
Method and apparatus for floating point operations and format conversion operations
App 20040268094 - Abdallah, Mohammad ;   et al.
2004-12-30
System and method for cache sharing
Grant 6,801,208 - Keshava , et al. October 5, 2
2004-10-05
Method and apparatus for mapping address space of integrated programmable devices within host system memory
Grant 6,748,512 - Buch , et al. June 8, 2
2004-06-08
Method and apparatus for shared cache coherency for a chip multiprocessor or multiprocessor system
App 20040039880 - Pentkovski, Vladimir ;   et al.
2004-02-26
Method and apparatus for prefetching data into cache
Grant 6,643,745 - Palanca , et al. November 4, 2
2003-11-04
Shared cache structure for temporal and non-temporal instructions
Grant 6,584,547 - Palanca , et al. June 24, 2
2003-06-24
System and method for cache sharing
App 20020116576 - Keshava, Jagannath ;   et al.
2002-08-22
Method and apparatus for mapping address space of integrated programmable devices within host system memory
App 20020073296 - Buch, Deep ;   et al.
2002-06-13
Integrated co-processor configured as a PCI device
App 20020073264 - George, Varghese ;   et al.
2002-06-13
A Method And Apparatus For Computing A Packed Sum Of Absolute Differences
App 20020062331 - Abdallah, Mohammad A. ;   et al.
2002-05-23
Method and apparatus for computing a sum of packed data elements using SIMD multiply circuitry
Grant 6,377,970 - Abdallah , et al. April 23, 2
2002-04-23
Processing polygon meshes using mesh pool window
Grant 6,369,813 - Pentkovski , et al. April 9, 2
2002-04-09
Efficient utilization of write-combining buffers
Grant 6,356,270 - Pentkovski , et al. March 12, 2
2002-03-12
Processing Polygon Meshes Using Mesh Pool Window
App 20020008698 - PENTKOVSKI, VLADIMIR ;   et al.
2002-01-24
Executing partial-width packed data instructions
App 20020010847 - Abdallah, Mohammad ;   et al.
2002-01-24
Shared cache structure for temporal and non-temporal instructions
App 20020007441 - Palanca, Salvador ;   et al.
2002-01-17
Conversion between packed floating point data and packed 32-bit integer data in different architectural registers
App 20010023480 - Abdallah, Mohammad A.F. ;   et al.
2001-09-20
Data conversion between floating point packed format and integer scalar format
Grant 6,292,815 - Abdallah , et al. September 18, 2
2001-09-18
Conversion from packed floating point data to packed 8-bit integer data in different architectural registers
App 20010016902 - Abdallah, Mohammad A.F. ;   et al.
2001-08-23
Efficient Utilization Of Write-combining Buffers
App 20010013870 - PENTKOVSKI, VLADIMIR ;   et al.
2001-08-16
Conversion between packed floating point data and packed 32-bit integer data in different architectural registers
Grant 6,266,769 - Abdallah , et al. July 24, 2
2001-07-24
Conversion from packed floating point data to packed 8-bit integer data in different architectural registers
Grant 6,263,426 - Abdallah , et al. July 17, 2
2001-07-17
Conversion from packed floating point data to packed 16-bit integer data in different architectural registers
Grant 6,247,116 - Abdallah , et al. June 12, 2
2001-06-12
Method and apparatus for computing a packed absolute differences with plurality of sign bits using SIMD add circuitry
Grant 6,243,803 - Abdallah , et al. June 5, 2
2001-06-05
Method and apparatus for implementing non-temporal loads
Grant 6,223,258 - Palanca , et al. April 24, 2
2001-04-24
Shared cache structure for temporal and non-temporal information using indicative bits
Grant 6,202,129 - Palanca , et al. March 13, 2
2001-03-13
Executing partial-width packed data instructions
Grant 6,192,467 - Abdallah , et al. February 20, 2
2001-02-20
Executing partial-width packed data instructions
Grant 6,122,725 - Roussel , et al. September 19, 2
2000-09-19
Method and system for optimizing write combining performance in a shared buffer structure
Grant 6,122,715 - Palanca , et al. September 19, 2
2000-09-19
Synchronization of weakly ordered write combining operations using a fencing mechanism
Grant 6,073,210 - Palanca , et al. June 6, 2
2000-06-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed