Peleg; Alexander D.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Peleg; Alexander D..The latest application filed is for "processor for performing multiply-add operations on packed data".

Company Profile

0.43.19

Peleg; Alexander D. - Haifa IL
Peleg; Alexander D. - Carmelia IL

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Orderly storing of corresponding packed bytes from first and second source registers in result register Grant 9,389,858 - Peleg , et al. July 12, 2	2016-07-12
Packing saturated lower 8-bit elements from two source registers of packed 16-bit elements Grant 9,361,100 - Peleg , et al. June 7, 2	2016-06-07
Interleaving half of packed data elements of size specified in instruction and stored in two source registers Grant 9,223,572 - Peleg , et al. December 29, 2	2015-12-29
Executing unpack instruction and pack instruction with saturation on packed data elements from two source operand registers Grant 9,182,983 - Peleg , et al. November 10, 2	2015-11-10
Packing in destination register half of each element with saturation from two source packed data registers Grant 9,116,687 - Peleg , et al. August 25, 2	2015-08-25
Packing odd bytes from two source registers of packed data Grant 9,015,453 - Peleg , et al. April 21, 2	2015-04-21
Processor for performing multiply-add operations on packed data Grant 8,725,787 - Peleg , et al. May 13, 2	2014-05-13
Processor For Performing Multiply-add Operations On Packed Data App 20120331028 - Peleg; Alexander D. ; et al.	2012-12-27
Processor For Performing Multiply-add Operations On Packed Data App 20120216018 - Peleg; Alexander D. ; et al.	2012-08-23
Processor for performing multiply-add operations on packed data Grant 8,185,571 - Peleg , et al. May 22, 2	2012-05-22
Method And Apparatus For Performing Multiply-add Operations On Packed Data App 20110264895 - Peleg; Alexander D. ; et al.	2011-10-27
Processor For Performing Multiply-add Operations On Packed Data App 20090265409 - Peleg; Alexander D. ; et al.	2009-10-22
Method and apparatus for performing multiply-add operations on packed data Grant 7,509,367 - Peleg , et al. March 24, 2	2009-03-24
Method and apparatus for executing packed shift operations Grant 7,480,686 - Lin , et al. January 20, 2	2009-01-20
Method and apparatus for providing packed shift operations in a processor Grant 7,461,109 - Lin , et al. December 2, 2	2008-12-02
Method and apparatus for providing packed shift operations in a processor Grant 7,451,169 - Lin , et al. November 11, 2	2008-11-11
Method and apparatus for performing multiply-add operations on packed data Grant 7,424,505 - Peleg , et al. September 9, 2	2008-09-09
Method and apparatus for performing multiply-add operations on packed data Grant 7,395,298 - Debes , et al. July 1, 2	2008-07-01
Emptying packed data state during execution of packed data instructions Grant 7,373,490 - Bistry , et al. May 13, 2	2008-05-13
Method And Apparatus For Providing Packed Shift Operations In A Processor App 20070239810 - LIN; DERRICK CHU ; et al.	2007-10-11
Processor with instructions that operate on different data types stored in the same single logical register file Grant 7,149,882 - Glew , et al. December 12, 2	2006-12-12
Method and apparatus for providing packed shift operations in a processor App 20060235914 - Lin; Derrick Chu ; et al.	2006-10-19
Method and apparatus for providing packed shift operations in a processor Grant 7,117,232 - Lin , et al. October 3, 2	2006-10-03
Method and apparatus for providing packed shift operations in a processor App 20050219897 - Lin, Derrick Chu ; et al.	2005-10-06
Method and apparatus for performing packed shift operations Grant 6,901,420 - Lin , et al. May 31, 2	2005-05-31
Processor with instructions that operate on different data types stored in the same single logical register file App 20050038977 - Glew, Andrew F. ; et al.	2005-02-17
Method and apparatus for multiplying and accumulating complex numbers in a digital filter Grant 6,823,353 - Fischer , et al. November 23, 2	2004-11-23
Method and apparatus for performing multiply-add operations on packed data App 20040220992 - Peleg, Alexander D. ; et al.	2004-11-04
Method and apparatus for executing packed shift operations App 20040215681 - Lin, Derrick Chu ; et al.	2004-10-28
Processor with instructions that operate on different data types stored in the same single logical register file App 20040210741 - Glew, Andrew F. ; et al.	2004-10-21
Emptying packed data state during execution of packed data instructions App 20040181649 - Bistry, David ; et al.	2004-09-16
Processor with instructions that operate on different data types stored in the same single logical register file Grant 6,792,523 - Glew , et al. September 14, 2	2004-09-14
Method and apparatus for performing multiply-add operations on packed data App 20040117422 - Debes, Eric ; et al.	2004-06-17
Methods and apparatuses to clear state for operation of a stack Grant 6,751,725 - Bistry , et al. June 15, 2	2004-06-15
Processor capable of executing packed shift operations Grant 6,738,793 - Lin , et al. May 18, 2	2004-05-18
Method and apparatus for performing packed shift operations App 20040024800 - Lin, Derrick Chu ; et al.	2004-02-05
Apparatus for performing packed shift operations Grant 6,631,389 - Lin , et al. October 7, 2	2003-10-07
Processor capable of executing packed shift operations App 20030023646 - Lin, Derrick Chu ; et al.	2003-01-30
Method and apparatus for storing complex numbers in formats which allow efficient complex multiplication operations to be performed and for performing such complex multiplication operations App 20030014458 - Fischer, Stephen A. ; et al.	2003-01-16
Method and apparatus for performing multiply-add operations on packed data App 20020059355 - Peleg, Alexander D. ; et al.	2002-05-16
Method and apparatus for multiplying and accumulating complex numbers in a digital filter App 20010032228 - Fischer, Stephen A. ; et al.	2001-10-18
Apparatus for performing packed shift operations App 20010016861 - Lin, Derrick Chu ; et al.	2001-08-23
Apparatus for performing packed shift operations Grant 6,275,834 - Lin , et al. August 14, 2	2001-08-14
Emptying packed data state during execution of packed data instructions Grant 6,266,686 - Bistry , et al. July 24, 2	2001-07-24
Method and apparatus for multiplying and accumulating data samples and complex coefficients Grant 6,237,016 - Fischer , et al. May 22, 2	2001-05-22
Method for executing instructions that operate on different data types stored in the same single logical register file Grant 6,170,997 - Glew , et al. January 9, 2	2001-01-09
Apparatus for performing multiply-add operations on packed data Grant 6,035,316 - Peleg , et al. March 7, 2	2000-03-07
Computer system for performing complex digital filters Grant 5,983,253 - Fischer , et al. November 9, 1	1999-11-09
System for signal processing using multiply-add operations Grant 5,983,257 - Dulong , et al. November 9, 1	1999-11-09
Emptying packed data state during execution of packed data instructions Grant 5,940,859 - Bistry , et al. August 17, 1	1999-08-17
Method and apparatus for storing complex numbers to allow for efficient complex multiplication operations and performing such complex multiplication operations Grant 5,936,872 - Fischer , et al. August 10, 1	1999-08-10
Computer implemented method for transferring packed data between register files and memory Grant 5,935,240 - Mennemeier , et al. August 10, 1	1999-08-10
System for providing the absolute difference of unsigned values Grant 5,880,979 - Mennemeier , et al. March 9, 1	1999-03-09
Microarchitecture for implementing an instruction to clear the tags of a stack reference register file Grant 5,857,096 - Bistry , et al. January 5, 1	1999-01-05
Method and apparatus for executing two types of instructions that specify registers of a shared logical register file in a stack and a non-stack referenced manner Grant 5,852,726 - Lin , et al. December 22, 1	1998-12-22
Method for executing different sets of instructions that cause a processor to perform different data type operations on different physical registers files that logically appear to software as a single aliased register file Grant 5,835,748 - Orenstein , et al. November 10, 1	1998-11-10
Method for transposing a two-dimensional array Grant 5,815,421 - Dulong , et al. September 29, 1	1998-09-29
Method and apparatus for performing multiply and accumulate operations on packed data Grant 5,793,661 - Dulong , et al. August 11, 1	1998-08-11
Manipulating video and audio signals using a processor which supports SIMD instructions Grant 5,757,432 - Dulong , et al. May 26, 1	1998-05-26
Method and an apparatus for providing the absolute difference of unsigned values Grant 5,742,529 - Mennemeier , et al. April 21, 1	1998-04-21
Executing different instructions that cause different data type operations to be performed on single logical register file Grant 5,701,508 - Glew , et al. December 23, 1	1997-12-23

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.