Pedersen; Bruce

Patent Applications and Registrations

Patent applications and USPTO patent grants for Pedersen; Bruce.The latest application filed is for "techniques for protecting security features of integrated circuits".

Company Profile

3.66.26

Pedersen; Bruce - Sunnyvale CA
Pedersen; Bruce - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Techniques for protecting security features of integrated circuits Grant 10,657,291 - Pedersen , et al.	2020-05-19
Techniques For Protecting Security Features of Integrated Circuits App 20190026497 - Pedersen; Bruce ; et al.	2019-01-24
Omnibus logic element Grant 10,177,766 - Schleicher , et al. J	2019-01-08
Secure physically unclonable function (PUF) error correction Grant 10,142,102 - Pedersen Nov	2018-11-27
Techniques for protecting security features of integrated circuits Grant 10,095,889 - Pedersen , et al. October 9, 2	2018-10-09
Systems and methods for performing reverse order cryptographic operations on data streams Grant 9,832,022 - Pedersen November 28, 2	2017-11-28
Secure Physically Unclonable Function (puf) Error Correction App 20170295015 - Pedersen; Bruce	2017-10-12
Techniques For Protecting Security Features of Integrated Circuits App 20170257222 - Pedersen; Bruce ; et al.	2017-09-07
Secure physically unclonable function (PUF) error correction Grant 9,703,989 - Pedersen July 11, 2	2017-07-11
Omnibus logic element Grant 9,496,875 - Schleicher , et al. November 15, 2	2016-11-15
Method and apparatus for utilizing patterns in data to reduce file size Grant 9,298,799 - Pedersen , et al. March 29, 2	2016-03-29
Omnibus logic element Grant 8,878,567 - Schleicher , et al. November 4, 2	2014-11-04
Omnibus logic element for packing or fracturing Grant 8,593,174 - Schleicher , et al. November 26, 2	2013-11-26
Method and apparatus for utilizing patterns in data to reduce file size Grant 8,356,019 - Pedersen , et al. January 15, 2	2013-01-15
Omnibus logic element for packing or fracturing Grant 8,237,465 - Schleicher , et al. August 7, 2	2012-08-07
Fracturable lookup table and logic element Grant 8,217,678 - Lewis , et al. July 10, 2	2012-07-10
Apparatus and methods for adjusting performance of integrated circuits Grant 8,138,786 - Lewis , et al. March 20, 2	2012-03-20
Omnibus logic element for packing or fracturing Grant 7,911,230 - Schleicher , et al. March 22, 2	2011-03-22
Interconnection and input/output resources for programmable logic integrated circuit devices Grant 7,839,167 - Ngai , et al. November 23, 2	2010-11-23
Fracturable lookup table and logic element Grant 7,800,401 - Lewis , et al. September 21, 2	2010-09-21
Super duplicate register removal Grant 7,757,189 - Pedersen , et al. July 13, 2	2010-07-13
Omnibus logic element Grant 7,671,625 - Schleicher , et al. March 2, 2	2010-03-02
Versatile logic element and logic array block Grant 7,671,626 - Lewis , et al. March 2, 2	2010-03-02
Interconnection And Input/output Resources For Programmable Logic Integrated Circuit Devices App 20090289660 - Ngai; Tony ; et al.	2009-11-26
Apparatus and Methods for Adjusting Performance of Integrated Circuits App 20090289696 - Lewis; David ; et al.	2009-11-26
Apparatus and methods for adjusting performance of integrated circuits Grant 7,573,317 - Lewis , et al. August 11, 2	2009-08-11
Omnibus logic element Grant 7,538,579 - Schleicher , et al. May 26, 2	2009-05-26
Interconnection and input/output resources for programmable logic integrated circuit devices Grant 7,492,188 - Ngai , et al. February 17, 2	2009-02-17
Method and apparatus for performing synthesis to improve density on field programmable gate arrays Grant 7,441,223 - Pedersen October 21, 2	2008-10-21
Versatile logic element and logic array block Grant 7,432,734 - Lewis , et al. October 7, 2	2008-10-07
Methods for producing mappings of logic suitable for FPGA and structured ASIC implementations Grant 7,406,668 - Pedersen , et al. July 29, 2	2008-07-29
Apparatus and Methods for Adjusting Performance of Programmable Logic Devices App 20080164936 - Rahim; Irfan ; et al.	2008-07-10
Organizations of logic modules in programmable logic devices Grant 7,368,944 - Hutton , et al. May 6, 2	2008-05-06
Interconnection and input/output resources for programmable logic integrated circuit devices App 20080074143 - Ngai; Tony ; et al.	2008-03-27
Apparatus and methods for adjusting performance of programmable logic devices Grant 7,348,827 - Rahim , et al. March 25, 2	2008-03-25
Fracturable lookup table and logic element Grant 7,323,902 - Lewis , et al. January 29, 2	2008-01-29
Interconnection and input/output resources for programmable logic integrated circuit devices Grant 7,317,332 - Ngai , et al. January 8, 2	2008-01-08
Logic circuitry with shared lookup table Grant 7,317,330 - Pedersen January 8, 2	2008-01-08
Fracturable lookup table and logic element Grant 7,312,632 - Lewis , et al. December 25, 2	2007-12-25
Versatile Logic Element And Logic Array Block App 20070252617 - Lewis; David M. ; et al.	2007-11-01
Fracturable Lookup Table And Logic Element App 20070222477 - Lewis; David ; et al.	2007-09-27
Interconnection resources for programmable logic integrated circuit devices Grant 7,262,635 - Schleicher , et al. August 28, 2	2007-08-28
Multiplexing device including a hardwired multiplexer in a programmable logic device Grant 7,253,660 - Leventis , et al. August 7, 2	2007-08-07
Method and apparatus for optimizing delay paths through field programmable gate arrays Grant 7,249,339 - Pedersen July 24, 2	2007-07-24
Versatile logic element and logic array block Grant 7,218,133 - Lewis , et al. May 15, 2	2007-05-15
Interconnection resources for programmable logic integrated circuit devices App 20070080710 - Schleicher; James ; et al.	2007-04-12
Apparatus And Methods For Adjusting Performance Of Integrated Circuits App 20070069764 - Lewis; David ; et al.	2007-03-29
Arithmetic structures for programmable logic devices Grant 7,185,035 - Lewis , et al. February 27, 2	2007-02-27
Organizations of logic modules in programmable logic devices Grant 7,176,718 - Hutton , et al. February 13, 2	2007-02-13
Interconnection and input/output resources for programmable logic integrated circuit devices App 20070030029 - Ngai; Tony ; et al.	2007-02-08
Omnibus logic element including look up table based logic elements Grant 7,167,022 - Schleicher , et al. January 23, 2	2007-01-23
Apparatus and methods for adjusting performance of integrated circuits Grant 7,129,745 - Lewis , et al. October 31, 2	2006-10-31
Logic cell with improved multiplexer, barrel shifter, and crossbarring efficiency Grant 7,119,575 - Schleicher , et al. October 10, 2	2006-10-10
Technology mapping technique for fracturable logic elements Grant 7,100,141 - Ratchev , et al. August 29, 2	2006-08-29
Initializing a carry chain in a programmable logic device Grant 7,061,268 - Lee , et al. June 13, 2	2006-06-13
Programmable look-up tables with reduced leakage current Grant 7,042,247 - Pedersen May 9, 2	2006-05-09
Fracturable incomplete look up table area efficient logic elements Grant 7,030,650 - Kaptanoglu , et al. April 18, 2	2006-04-18
Hybrid phase/delay locked loop circuits and methods Grant 6,995,590 - Pedersen February 7, 2	2006-02-07
Fracturable lookup table and logic element App 20060017460 - Lewis; David ; et al.	2006-01-26
Interconnection and input/output resources for programmable logic integrated circuit devices Grant 6,989,689 - Ngai , et al. January 24, 2	2006-01-24
Apparatus and methods for adjusting performance of integrated circuits App 20050280437 - Lewis, David ; et al.	2005-12-22
Reduced power consumption clock network Grant 6,975,154 - Pedersen December 13, 2	2005-12-13
Apparatus and methods for adjusting performance of programmable logic devices App 20050258862 - Rahim, Irfan ; et al.	2005-11-24
Interconnection resources for programmable logic integrated circuit devices App 20050218930 - Schleicher, James ; et al.	2005-10-06
Fracturable lookup table and logic element Grant 6,943,580 - Lewis , et al. September 13, 2	2005-09-13
Versatile logic element and logic array block Grant 6,937,064 - Lewis , et al. August 30, 2	2005-08-30
Versatile logic element and logic array block App 20050127944 - Lewis, David M. ; et al.	2005-06-16
Interconnection resources for programmable logic integrated circuit devices Grant 6,897,680 - Schleicher , et al. May 24, 2	2005-05-24
Interconnection and input/output resources for programmable logic integrated circuit devices Grant 6,894,533 - Ngai , et al. May 17, 2	2005-05-17
Fracturable incomplete look up table for area efficient logic elements Grant 6,888,373 - Kaptanoglu , et al. May 3, 2	2005-05-03
Automated implementation of non-arithmetic operators in an arithmetic logic cell Grant 6,873,181 - Pedersen March 29, 2	2005-03-29
Logic circuitry with shared lookup table App 20050030062 - Pedersen, Bruce	2005-02-10
Interconnection and input/output resources for programmable logic integrated circuit devices App 20040251930 - Ngai, Tony ; et al.	2004-12-16
Interconnection resources for programmable logic integrated circuit devices App 20040222818 - Schleicher, James ; et al.	2004-11-11
Logic circuitry with shared lookup table Grant 6,798,240 - Pedersen September 28, 2	2004-09-28
Fracturable incomplete look up table for area efficient logic elements App 20040155676 - Kaptanoglu, Sinan ; et al.	2004-08-12
Fracturable lookup table and logic element App 20040155677 - Lewis, David ; et al.	2004-08-12
Interconnection resources for programmable logic integrated circuit devices Grant 6,727,727 - Schleicher , et al. April 27, 2	2004-04-27
Interconnection and input/output resources for programmable logic integrated circuit devices App 20030210073 - Ngai, Tony ; et al.	2003-11-13
Interconnection and input/output resources for programable logic integrated circuit devices Grant 6,614,261 - Ngai , et al. September 2, 2	2003-09-02
Interconnection resources for programmable logic integrated circuit devices App 20030071654 - Schleicher, James ; et al.	2003-04-17
Generation of sub-netlists for use in incremental compilation Grant 6,490,717 - Pedersen , et al. December 3, 2	2002-12-03
Interconnection and input/output resources for programmable logic integrated circuit devices Grant 6,407,576 - Ngai , et al. June 18, 2	2002-06-18
Interconnection and input/output resources for programable logic integrated circuit devices App 20020057103 - Ngai, Tony ; et al.	2002-05-16
Interconnection resources for programmable logic integrated circuit devices App 20020041192 - Schleicher, James ; et al.	2002-04-11
Programmable input/output pin signal multiplexing/demultiplexing circuitry for integrated circuits Grant 6,300,792 - Pedersen October 9, 2	2001-10-09
Apparatus and method for centralized generation of an enabled clock signal for a logic array block of a programmable logic device Grant 6,249,149 - Pedersen June 19, 2	2001-06-19
Generation of sub-netlists for use in incremental compilation Grant 6,134,705 - Pedersen , et al. October 17, 2	2000-10-17
Method and apparatus for assigning and analyzing timing specifications in a computer aided engineering program Grant 5,572,717 - Pedersen November 5, 1	1996-11-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.