Pearse; Jeffrey

Patent Applications and Registrations

Patent applications and USPTO patent grants for Pearse; Jeffrey.The latest application filed is for "mos transistor structure".

Company Profile

0.19.17

Pearse; Jeffrey - Chandler AZ

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
MOS transistor structure Grant 8,772,865 - Pearse , et al. July 8, 2	2014-07-08
Mos Transistor Structure App 20140084363 - Pearse; Jeffrey ; et al.	2014-03-27
Method of making an insulated gate semiconductor device with source-substrate connection and structure Grant 8,471,331 - Iyer , et al. June 25, 2	2013-06-25
Method Of Making An Insulated Gate Semiconductor Device With Source-substrate Connection And Structure App 20130043526 - Iyer; Dorai ; et al.	2013-02-21
Method of forming an MOS transistor Grant 8,304,314 - Pearse , et al. November 6, 2	2012-11-06
Method Of Forming An Mos Transistor And Structure Therefor App 20100072544 - Pearse; Jeffrey ; et al.	2010-03-25
Robust power semiconductor package Grant 7,135,761 - Carney , et al. November 14, 2	2006-11-14
Low voltage transient voltage suppressor and method of making Grant 7,102,199 - Robb , et al. September 5, 2	2006-09-05
Low voltage transient voltage suppressor Grant 7,030,447 - Robb , et al. April 18, 2	2006-04-18
Robust power semiconductor package App 20060055011 - Carney; Francis J. ; et al.	2006-03-16
Semiconductor device formed having a metal layer for conducting the device current and for high contrast marking and method thereof Grant 6,984,876 - Kime , et al. January 10, 2	2006-01-10
Semiconductor Device Formed Having A Metal Layer For Conducting The Device Current And For High Contrast Marking And Method Thereof App 20050263859 - Kime, Kent ; et al.	2005-12-01
Semiconductor filter circuit and method Grant 6,953,980 - Escoffier , et al. October 11, 2	2005-10-11
Semiconductor bidirectional switching device Grant 6,943,408 - Wu , et al. September 13, 2	2005-09-13
Method of forming a low resistance semiconductor device and structure therefor App 20040219752 - Azam, Misbahul ; et al.	2004-11-04
Semiconductor switching device and method App 20040207027 - Wu, Yujing ; et al.	2004-10-21
Semiconductor bidirectional switching device and method Grant 6,781,195 - Wu , et al. August 24, 2	2004-08-24
Method of forming a low resistance semiconductor device and structure therefor Grant 6,753,228 - Azam , et al. June 22, 2	2004-06-22
Trench growth techniques using selective epitaxy Grant 6,730,606 - Azam , et al. May 4, 2	2004-05-04
Low voltage transient voltage suppressor and method of making App 20040070029 - Robb, Francine Y. ; et al.	2004-04-15
Method Of Forming A Low Resistance Semiconductor Device And Structure Therefor App 20040070028 - Azam, Misbahul ; et al.	2004-04-15
Semiconductor filter circuit and method App 20030228848 - Escoffier, Rene ; et al.	2003-12-11
Low voltage transient voltage suppressor and method of making App 20030205762 - Robb, Francine Y. ; et al.	2003-11-06
Low voltage transient voltage suppressor and method of making Grant 6,633,063 - Robb , et al. October 14, 2	2003-10-14
Low voltage transient voltage suppressor and method of making App 20020163021 - Robb, Francine Y. ; et al.	2002-11-07
Semiconductor device and method App 20020121663 - Azam, Misbahul ; et al.	2002-09-05
Semiconductor component and method of manufacturing App 20020113293 - Robb, Francine Y. ; et al.	2002-08-22
Semiconductor switching device and method App 20020096709 - Wu, Yujing ; et al.	2002-07-25
Transient suppressing device and method Grant 6,392,266 - Robb , et al. May 21, 2	2002-05-21
Semiconductor device and method for fabricating the same Grant 6,373,100 - Pages , et al. April 16, 2	2002-04-16
Method of making a power switching trench MOSFET having aligned source regions Grant 5,897,343 - Mathew , et al. April 27, 1	1999-04-27
Semiconductor device having a phosphorus doped PECVD film and a method of manufacture Grant 5,814,545 - Seddon , et al. September 29, 1	1998-09-29
Method of forming vias through two-sided substrate Grant 5,424,245 - Gurtler , et al. June 13, 1	1995-06-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.