loadpatents
Patent applications and USPTO patent grants for Pawletko; Joseph G..The latest application filed is for "method and apparatus for adjusting on-chip current reference for eeprom sensing".
Patent | Date |
---|---|
Method and apparatus for adjusting on-chip current reference for EEPROM sensing Grant 6,525,966 - Hollmer , et al. February 25, 2 | 2003-02-25 |
Nonlinear stepped programming voltage Grant 6,327,183 - Pawletko , et al. December 4, 2 | 2001-12-04 |
Register driven means to control programming voltages Grant 6,304,487 - Pawletko , et al. October 16, 2 | 2001-10-16 |
System for programming memory cells Grant 6,295,228 - Pawletko , et al. September 25, 2 | 2001-09-25 |
Global erase/program verification apparatus and method Grant 6,181,605 - Hollmer , et al. January 30, 2 | 2001-01-30 |
Multi level sensing of NAND memory cells by external bias current Grant 6,141,244 - Pawletko , et al. October 31, 2 | 2000-10-31 |
Flash EEPROM array with high endurance Grant 5,335,198 - Van Buskirk , et al. August 2, 1 | 1994-08-02 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.