loadpatents
name:-0.011224031448364
name:-0.0031661987304688
name:-0.0004730224609375
Pavan; Alessia Patent Filings

Pavan; Alessia

Patent Applications and Registrations

Patent applications and USPTO patent grants for Pavan; Alessia.The latest application filed is for "process for manufacturing an electronic device integrated on semiconductor substrate comprising non volatile floating gate memories and an associated circuitry and corresponding electronic device".

Company Profile
0.3.7
  • Pavan; Alessia - Merate IT
  • Pavan; Alessia - Merate LC
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Process for manufacturing an electronic device integrated on semiconductor substrate comprising non volatile floating gate memories and an associated circuitry and corresponding electronic device
App 20080211009 - Servalli; Giorgio ;   et al.
2008-09-04
Method for manufacturing electronic non-volatile memory devices integrated in a semiconductor substrate
Grant 7,326,615 - Pavan , et al. February 5, 2
2008-02-05
Process for manufacturing a floating gate non-volatile memory cell, and memory cell thus obtained
App 20070111447 - Cremonesi; Carlo ;   et al.
2007-05-17
Method for manufacturing non-volatile memory cells on a semiconductor substrate
Grant 7,125,807 - Clementi , et al. October 24, 2
2006-10-24
Method for manufacturing non-volatile memory cells on a semiconductor substrate
Grant 7,125,808 - Clementi , et al. October 24, 2
2006-10-24
Method for manufacturing electronic non-volatile memory devices integrated in a semiconductor substrate
App 20060166439 - Pavan; Alessia ;   et al.
2006-07-27
Method for manufacturing non-volatile memory cells on a semiconductive substrate
App 20040209472 - Clementi, Cesare ;   et al.
2004-10-21
Method for manufacturing non-volatile memory cells on a semiconductor substrate
App 20040203250 - Clementi, Cesare ;   et al.
2004-10-14
Method for forming structures self-aligned with each other on a semiconductor substrate
App 20040188757 - Baldi, Livio ;   et al.
2004-09-30
Non-volatile memory cell comprising dielectriclayers having a low dielectric constant and corresponding manufacturing process
App 20040179392 - Pavan, Alessia ;   et al.
2004-09-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed