loadpatents
name:-0.0090360641479492
name:-0.0097849369049072
name:-0.0013089179992676
Patthak; Anindya C. Patent Filings

Patthak; Anindya C.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Patthak; Anindya C..The latest application filed is for "efficient hardware instructions for single instruction multiple data processors".

Company Profile
1.8.8
  • Patthak; Anindya C. - Fremont CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Efficient hardware instructions for single instruction multiple data processors
Grant 10,229,089 - Ganesh , et al.
2019-03-12
Techniques for maintaining column vectors of relational data within volatile memory
Grant 9,965,501 - Ellison , et al. May 8, 2
2018-05-08
Efficient Hardware Instructions For Single Instruction Multiple Data Processors
App 20170300455 - Ganesh; Amit ;   et al.
2017-10-19
Loading values from a value vector into subregisters of a single instruction multiple data register
Grant 9,792,117 - Ganesh , et al. October 17, 2
2017-10-17
Efficient hardware instructions for processing bit vectors for single instruction multiple data processors
Grant 9,697,174 - Ganesh , et al. July 4, 2
2017-07-04
Efficient hardware instructions for single instruction multiple data processors
Grant 9,342,314 - Ganesh , et al. May 17, 2
2016-05-17
Techniques For Maintaining Column Vectors Of Relational Data Within Volatile Memory
App 20160085781 - Ellison; Lawrence J. ;   et al.
2016-03-24
Techniques for maintaining column vectors of relational data within volatile memory
Grant 9,201,944 - Ellison , et al. December 1, 2
2015-12-01
Efficient Hardware Instructions For Single Instruction Multiple Data Processors
App 20140013077 - Ganesh; Amit ;   et al.
2014-01-09
Efficient Hardware Instructions For Single Instruction Multiple Data Processors
App 20140013076 - Ganesh; Amit ;   et al.
2014-01-09
Efficient Hardware Instructions For Single Instruction Multiple Data Processors
App 20140013078 - Ganesh; Amit ;   et al.
2014-01-09
Techniques for more efficient usage of memory-to-CPU bandwidth
Grant 8,572,131 - Ellison , et al. October 29, 2
2013-10-29
Techniques For Maintaining Column Vectors Of Relational Data Within Volatile Memory
App 20130275473 - Ellison; Lawrence J. ;   et al.
2013-10-17
Techniques for maintaining column vectors of relational data within volatile memory
Grant 8,521,788 - Ellison , et al. August 27, 2
2013-08-27
Techniques For More Efficient Usage Of Memory-to-cpu Bandwidth
App 20130151567 - Ellison; Lawrence J. ;   et al.
2013-06-13
Techniques For Maintaining Column Vectors Of Relational Data Within Volatile Memory
App 20130151568 - Ellison; Lawrence J. ;   et al.
2013-06-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed