Patil; Suraj Kumar

Patent Applications and Registrations

Patent applications and USPTO patent grants for Patil; Suraj Kumar.The latest application filed is for "integration scheme for gate height control and void free rmg fill".

Company Profile

2.7.5

Patil; Suraj Kumar - Ballston Lake NY
Patil; Suraj Kumar - East Fishkill NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Integration scheme for gate height control and void free RMG fill Grant 10,354,928 - Patil , et al. July 16, 2	2019-07-16
Heterogeneous integration of 3D SI and III-V vertical nanowire structures for mixed signal circuits fabrication Grant 10,319,642 - Patil , et al.	2019-06-11
Integration Scheme For Gate Height Control And Void Free Rmg Fill App 20180323113 - PATIL; Suraj Kumar ; et al.	2018-11-08
Integration scheme for gate height control and void free RMG fill Grant 10,056,303 - Patil , et al. August 21, 2	2018-08-21
Heterogeneous Integration Of 3d Si And Iii-v Vertical Nanowire Structures For Mixed Signal Circuits Fabrication App 20180012812 - PATIL; Suraj Kumar ; et al.	2018-01-11
Method, apparatus, and system for E-fuse in advanced CMOS technologies Grant 9,831,175 - Patil , et al. November 28, 2	2017-11-28
Heterogeneous integration of 3D Si and III-V vertical nanowire structures for mixed signal circuits fabrication Grant 9,754,843 - Patil , et al. September 5, 2	2017-09-05
Method, Apparatus, And System For E-fuse In Advanced Cmos Technologies App 20170221823 - Patil; Suraj Kumar ; et al.	2017-08-03
Method, apparatus, and system for e-fuse in advanced CMOS technologies Grant 9,659,862 - Patil , et al. May 23, 2	2017-05-23
Method, Apparatus, And System For E-fuse In Advanced Cmos Technologies App 20170133319 - Patil; Suraj Kumar ; et al.	2017-05-11
Inline buried metal void detection by surface plasmon resonance (SPR) Grant 9,588,044 - Jayaseelan , et al. March 7, 2	2017-03-07
Inline Buried Metal Void Detection By Surface Plasmon Resonance (spr) App 20170016822 - JAYASEELAN; Sabarinath ; et al.	2017-01-19

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.