loadpatents
name:-0.023828983306885
name:-0.022768020629883
name:-0.0050239562988281
Patil; Suraj K Patent Filings

Patil; Suraj K

Patent Applications and Registrations

Patent applications and USPTO patent grants for Patil; Suraj K.The latest application filed is for "semiconductor device and method of fabricating the same".

Company Profile
4.19.20
  • Patil; Suraj K - Austin TX
  • PATIL; Suraj K. - Austin TX
  • Patil; Suraj K. - Ballston Lake NY
  • Patil; Suraj K. - Chino Hills CA
  • Patil; Suraj K. - Malta NY
  • Patil; Suraj K. - Arlington TX US
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor device and method of fabricating the same
Grant 10,573,552 - Wiseman , et al. Feb
2020-02-25
Semiconductor Device And Method Of Fabricating The Same
App 20190287849 - WISEMAN; Joseph W. ;   et al.
2019-09-19
Methods For Forming Ic Structure Having Recessed Gate Spacers And Related Ic Structures
App 20190131424 - Xu; Guowei ;   et al.
2019-05-02
Gate Stack Processes And Structures
App 20190096679 - Kannan; Balaji ;   et al.
2019-03-28
Integration of gate structures and spacers with air gaps
Grant 10,236,358 - Patil , et al.
2019-03-19
Structure And Method For Capping Cobalt Contacts
App 20180277427 - SARDESAI; Viraj ;   et al.
2018-09-27
Programmable via devices with metal/semiconductor via links and fabrication methods thereof
Grant 10,056,331 - Jacob , et al. August 21, 2
2018-08-21
Structure and method for capping cobalt contacts
Grant 10,043,708 - Sardesai , et al. August 7, 2
2018-08-07
Structure And Method For Capping Cobalt Contacts
App 20180130703 - SARDESAI; Viraj ;   et al.
2018-05-10
Encapsulation Of Cobalt Metallization
App 20180130702 - Patil; Suraj K. ;   et al.
2018-05-10
Programmable Via Devices With Metal/semiconductor Via Links And Fabrication Methods Thereof
App 20180033726 - JACOB; Ajey P. ;   et al.
2018-02-01
Interconnects With Inner Sacrificial Spacers
App 20180012791 - Sun; Zhiguo ;   et al.
2018-01-11
Methods of forming MIS contact structures on transistor devices
Grant 9,831,123 - Patil , et al. November 28, 2
2017-11-28
Programmable via devices with metal/semiconductor via links and fabrication methods thereof
Grant 9,812,393 - Jacob , et al. November 7, 2
2017-11-07
Methods Of Forming Mis Contact Structures On Transistor Devices
App 20170287777 - Patil; Suraj K. ;   et al.
2017-10-05
Semiconductor structure with anti-efuse device
Grant 9,754,903 - Patil , et al. September 5, 2
2017-09-05
Integrated circuits with replacement metal gates and methods for fabricating the same
Grant 9,698,241 - Patil , et al. July 4, 2
2017-07-04
Programmable devices with current-facilitated migration and fabrication methods
Grant 9,691,497 - Patil , et al. June 27, 2
2017-06-27
Semiconductor Structure With Anti-efuse Device
App 20170125361 - PATIL; Suraj K. ;   et al.
2017-05-04
Facilitating etch processing of a thin film via partial implantation thereof
Grant 9,620,381 - Patil , et al. April 11, 2
2017-04-11
Methods of forming MIS contact structures on transistor devices in CMOS applications
Grant 9,613,855 - Patil , et al. April 4, 2
2017-04-04
Programmable Via Devices With Metal/semiconductor Via Links And Fabrication Methods Thereof
App 20170092583 - JACOB; Ajey P. ;   et al.
2017-03-30
Programmable Devices With Current-facilitated Migration And Fabrication Methods
App 20170092373 - PATIL; Suraj K. ;   et al.
2017-03-30
Methods For Fabricating Programmable Devices And Related Structures
App 20170062442 - PATIL; Suraj K. ;   et al.
2017-03-02
Multiple layer interface formation for semiconductor structure
Grant 9,570,572 - Patil , et al. February 14, 2
2017-02-14
Methods for fabricating programmable devices and related structures
Grant 9,564,447 - Patil , et al. February 7, 2
2017-02-07
Integrated Circuits And Methods For Fabricating Integrated Circuits Having Replacement Metal Gate Electrodes
App 20160351675 - Patil; Suraj K. ;   et al.
2016-12-01
Fabrication methods for multi-layer semiconductor structures
Grant 9,502,301 - Patil , et al. November 22, 2
2016-11-22
MOL contact metallization scheme for improved yield and device reliability
Grant 9,396,995 - Patil , et al. July 19, 2
2016-07-19
Fabrication Methods For Multi-layer Semiconductor Structures
App 20160190014 - PATIL; Suraj K. ;   et al.
2016-06-30
Multiple Layer Interface Formation For Semiconductor Structure
App 20160118468 - PATIL; Suraj K. ;   et al.
2016-04-28
Mask structures and methods of manufacturing
Grant 9,195,132 - Patil , et al. November 24, 2
2015-11-24
Mask Structures And Methods Of Manufacturing
App 20150212402 - PATIL; Suraj K. ;   et al.
2015-07-30
Facilitating Etch Processing Of A Thin Film Via Partial Implantation Thereof
App 20150104948 - PATIL; Suraj K. ;   et al.
2015-04-16
Method and apparatus for fabricating piezoresistive polysilicon by low-temperature metal induced crystallization
Grant 9,006,016 - Celik-Butler , et al. April 14, 2
2015-04-14
Method and Apparatus for Fabricating Piezoresistive Polysilicon by Low-Temperature Metal Induced Crystallization
App 20140091410 - Celik-Butler; Zeynep ;   et al.
2014-04-03
Method and apparatus for fabricating piezoresistive polysilicon by low-temperature metal induced crystallization
Grant 8,492,238 - Celik-Butler , et al. July 23, 2
2013-07-23
Method And Apparatus For Fabricating Piezoresistive Polysilicon By Low-temperature Metal Induced Crystallization
App 20100102403 - Celik-Butler; Zeynep ;   et al.
2010-04-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed