Pathi; Pragyansri

Patent Applications and Registrations

Patent applications and USPTO patent grants for Pathi; Pragyansri.The latest application filed is for "trigate transistor structure with unrecessed field insulator and thinner electrodes over the field insulator".

Company Profile

0.7.11

Pathi; Pragyansri - Portland OR
Pathi; Pragyansri - Porland OR US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Methods and structures to prevent sidewall defects during selective epitaxy Grant 10,096,474 - Mukherjee , et al. October 9, 2	2018-10-09
Trigate transistor structure with unrecessed field insulator and thinner electrodes over the field insulator Grant 9,905,693 - Hattendorf , et al. February 27, 2	2018-02-27
Trigate Transistor Structure With Unrecessed Field Insulator And Thinner Electrodes Over The Field Insulator App 20170323965 - HATTENDORF; Michael L. ; et al.	2017-11-09
Trigate transistor structure with unrecessed field insulator and thinner electrodes over the field insulator Grant 9,768,249 - Hattendorf , et al. September 19, 2	2017-09-19
Methods And Structures To Prevent Sidewall Defects During Selective Epitaxy App 20170256408 - MUKHERJEE; Niloy ; et al.	2017-09-07
Methods and structures to prevent sidewall defects during selective epitaxy Grant 9,698,013 - Mukherjee , et al. July 4, 2	2017-07-04
Three-dimensional Germanium-based Semiconductor Devices Formed On Globally Or Locally Isolated Substrates App 20170025499 - Cappellani; Annalisa ; et al.	2017-01-26
Three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates Grant 9,472,399 - Cappellani , et al. October 18, 2	2016-10-18
Trigate Transistor Structure With Unrecessed Field Insulator And Thinner Electrodes Over The Field Insulator App 20160204193 - HATTENDORF; Michael L. ; et al.	2016-07-14
Methods And Structures To Prevent Sidewall Defects During Selective Epitaxy App 20160181099 - MUKHERJEE; Niloy ; et al.	2016-06-23
Three-dimensional Germanium-based Semiconductor Devices Formed On Globally Or Locally Isolated Substrates App 20150255280 - Cappellani; Annalisa ; et al.	2015-09-10
Three-dimensional germanium-based semiconductor devices formed on globally or locally isolated substrates Grant 9,041,106 - Cappellani , et al. May 26, 2	2015-05-26
Three-dimensional Germanium-based Semiconductor Devices Formed On Globally Or Locally Isolated Substrates App 20140084370 - Cappellani; Annalisa ; et al.	2014-03-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.