loadpatents
name:-0.00033807754516602
name:-0.021076917648315
name:-0.00041389465332031
Paterson; James L. Patent Filings

Paterson; James L.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Paterson; James L..The latest application filed is for "interlevel dielectric process".

Company Profile
0.19.0
  • Paterson; James L. - Richardson TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Interlevel dielectric process
Grant 5,114,530 - Rao , et al. May 19, 1
1992-05-19
Method of making metal-to-polysilicon capacitor
Grant 5,108,941 - Paterson , et al. April 28, 1
1992-04-28
Metal plate capacitor and method for making the same
Grant 5,079,670 - Tigelaar , et al. January 7, 1
1992-01-07
Metal-to-polysilicon capacitor and method for making the same
Grant 5,065,220 - Paterson , et al. November 12, 1
1991-11-12
Silicide/metal floating gate process
Grant 5,057,447 - Paterson October 15, 1
1991-10-15
Erasable programmable memory
Grant 4,996,668 - Paterson , et al. February 26, 1
1991-02-26
Metal plate capacitor and method for making the same
Grant 4,971,924 - Tigelaar , et al. November 20, 1
1990-11-20
Erasable programmable memory including buried diffusion source/drain lines and erase lines
Grant 4,924,437 - Paterson , et al. May 8, 1
1990-05-08
Erasable programmable memory
Grant 4,912,676 - Paterson , et al. March 27, 1
1990-03-27
Floating-gate transistor with a non-linear intergate dielectric
Grant 4,888,630 - Paterson December 19, 1
1989-12-19
Read only memory with improved channel length control and method of forming
Grant 4,874,715 - Paterson October 17, 1
1989-10-17
X-cell EEPROM array
Grant 4,839,705 - Tigelaar , et al. June 13, 1
1989-06-13
Device and process with doubled capacitors
Grant 4,811,076 - Tigelaar , et al. March 7, 1
1989-03-07
Interlevel dielectric fabrication process
Grant 4,799,992 - Rao , et al. January 24, 1
1989-01-24
Read only memory with improved channel length isolation and method of forming
Grant 4,763,177 - Paterson August 9, 1
1988-08-09
Method for fabricating EPROM array
Grant 4,713,142 - Mitchell , et al. December 15, 1
1987-12-15
Electrically erasable programmable read only memory cell including trench capacitor
Grant 4,713,677 - Tigelaar , et al. December 15, 1
1987-12-15
Floating gate memory with improved dielectric
Grant 4,613,956 - Paterson , et al. September 23, 1
1986-09-23
EPROM array and method for fabricating
Grant 4,597,060 - Mitchell , et al. June 24, 1
1986-06-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed