PATEL; Pratik A.

Patent Applications and Registrations

Patent applications and USPTO patent grants for PATEL; Pratik A..The latest application filed is for "contact architecture for capacitance reduction and satisfactory contact resistance".

Company Profile

9.8.11

PATEL; Pratik A. - Portland OR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Contact Architecture For Capacitance Reduction And Satisfactory Contact Resistance App 20220165855 - MEHANDRU; Rishabh ; et al.	2022-05-26
Contact architecture for capacitance reduction and satisfactory contact resistance Grant 11,282,930 - Mehandru , et al. March 22, 2	2022-03-22
Field Effect Transistor With A Hybrid Gate Spacer Including A Low-k Dielectric Material App 20220077311 - Liao; Szuya S. ; et al.	2022-03-10
Field effect transistor with a hybrid gate spacer including a low-k dielectric material Grant 11,183,592 - Liao , et al. November 23, 2	2021-11-23
Semiconductor layer between source/drain regions and gate spacers Grant 11,152,461 - Mehandru , et al. October 19, 2	2021-10-19
Transistors employing non-selective deposition of source/drain material Grant 11,101,268 - Jambunathan , et al. August 24, 2	2021-08-24
Contact Architecture For Capacitance Reduction And Satisfactory Contact Resistance App 20210050423 - MEHANDRU; Rishabh ; et al.	2021-02-18
Diffused Tip Extension Transistor App 20210050448 - PATEL; Pratik A. ; et al.	2021-02-18
Field Effect Transistor With A Hybrid Gate Spacer Including A Low-k Dielectric Material App 20210036143 - LIAO; Sauya S. ; et al.	2021-02-04
Contact architecture for capacitance reduction and satisfactory contact resistance Grant 10,872,960 - Mehandru , et al. December 22, 2	2020-12-22
Diffused tip extension transistor Grant 10,872,977 - Patel , et al. December 22, 2	2020-12-22
Metal To Source/drain Contact Area Using Thin Nucleation Layer And Sacrificial Epitaxial Film App 20200161440 - Jhaveri; Ritesh ; et al.	2020-05-21
Contact Architecture For Capacitance Reduction And Satisfactory Contact Resistance App 20200066851 - MEHANDRU; Rishabh ; et al.	2020-02-27
Semiconductor Layer Between Source/drain Regions And Gate Spacers App 20190355811 - Mehandru; Rishabh ; et al.	2019-11-21
Transistors Employing Non-selective Deposition Of Source/drain Material App 20190355721 - JAMBUNATHAN; KARTHIK ; et al.	2019-11-21
Diffused Tip Extension Transistor App 20190245088 - PATEL; Pratik A. ; et al.	2019-08-08
Diffused tip extension transistor Grant 10,304,956 - Patel , et al.	2019-05-28
Diffused Tip Extension Transistor App 20160380102 - PATEL; Pratik A. ; et al.	2016-12-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.