Parkhill; Scott

Patent Applications and Registrations

Patent applications and USPTO patent grants for Parkhill; Scott.The latest application filed is for "leadframe-based module dc bus design to reduce module inductance".

Company Profile

0.5.8

Parkhill; Scott - US
Parkhill; Scott - Perrysburg OH

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Leadframe-based Module Dc Bus Design To Reduce Module Inductance App 20070193763 - Parkhill; Scott ; et al.	2007-08-23
Leadframe-based module DC bus design to reduce module inductance Grant 7,193,860 - Parkhill , et al. March 20, 2	2007-03-20
Leadframe-based module DC bus design to reduce module inductance App 20060082983 - Parkhill; Scott ; et al.	2006-04-20
Leadframe-based module DC bus design to reduce module inductance Grant 7,012,810 - Parkhill , et al. March 14, 2	2006-03-14
Leadframe-based module DC bus design to reduce module inductance App 20060028806 - Parkhill; Scott ; et al.	2006-02-09
Substrate-level DC bus design to reduce module inductance Grant 6,845,017 - Ahmed , et al. January 18, 2	2005-01-18
Press (non-soldered) contacts for high current electrical connections in power modules Grant 6,793,502 - Parkhill , et al. September 21, 2	2004-09-21
EMI reduction in power modules through the use of integrated capacitors on the substrate level Grant 6,636,429 - Maly , et al. October 21, 2	2003-10-21
Leadframe-based module DC bus design to reduce module inductance App 20020167828 - Parkhill, Scott ; et al.	2002-11-14
EMI reduction in power modules through the use of integrated capacitors on the substrate level App 20020126465 - Maly, Douglas ; et al.	2002-09-12
Substrate-level DC bus design to reduce module inductance App 20020118560 - Ahmed, Sayeed ; et al.	2002-08-29
Press (non-soldered) contacts for high current electrical connections in power modules App 20020111050 - Parkhill, Scott ; et al.	2002-08-15
Leadframe-based module DC bus design to reduce module inductance App 20020034088 - Parkhill, Scott ; et al.	2002-03-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.