Parker; Benjamin D.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Parker; Benjamin D..The latest application filed is for "scalable polarimetric phased array transceiver".

Company Profile

4.13.11

Parker; Benjamin D. - Peekskill NY
Parker; Benjamin D. - Uttoxeter GB
Parker; Benjamin D - Peekskill NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Scalable polarimetric phased array transceiver Grant 10,983,192 - Ainspan , et al. April 20, 2	2021-04-20
Scalable Polarimetric Phased Array Transceiver App 20210011116 - AINSPAN; HERSCHEL A. ; et al.	2021-01-14
Arm for material handling machine Grant 10,753,064 - Parker , et al. A	2020-08-25
Scalable polarimetric phased array transceiver Grant 10,416,283 - Ainspan , et al. Sept	2019-09-17
Loop parameter sensor using repetitive phase errors Grant 9,800,251 - Ferriss , et al. October 24, 2	2017-10-24
Method of Mounting an Attachment App 20160312433 - Parker; Benjamin D. ; et al.	2016-10-27
Loop Parameter Sensor Using Repetitive Phase Errors App 20160036452 - Ferriss; Mark ; et al.	2016-02-04
Scalable Polarimetric Phased Array Transceiver App 20150362583 - AINSPAN; HERSCHEL A. ; et al.	2015-12-17
Scalable polarimetric phased array transceiver Grant 9,191,057 - Ainspan , et al. November 17, 2	2015-11-17
Loop parameter sensor using repetitive phase errors Grant 9,157,950 - Ferriss , et al. October 13, 2	2015-10-13
Wire like link for cycle reproducible and cycle accurate hardware accelerator Grant 9,002,693 - Asaad , et al. April 7, 2	2015-04-07
Scalable Polarimetric Phased Array Transceiver App 20140184439 - Ainspan; Herschel A. ; et al.	2014-07-03
Method and infrastructure for cycle-reproducible simulation on large scale digital circuits on a coordinated set of field-programmable gate arrays (FPGAs) Grant 8,640,070 - Asaad , et al. January 28, 2	2014-01-28
Wire Like Link For Cycle Reproducible And Cycle Accurate Hardware Accelerator App 20130170525 - Asaad; Sameh ; et al.	2013-07-04
Loop Parameter Sensor Using Repetitive Phase Errors App 20120262149 - Ferriss; Mark ; et al.	2012-10-18
METHOD AND INFRASTRUCTURE FOR CYCLE-REPRODUCIBLE SIMULATION ON LARGE SCALE DIGITAL CIRCUITS ON A COORDINATED SET OF FIELD-PROGRAMMABLE GATE ARRAYS (FPGAs) App 20120117413 - Asaad; Sameh W. ; et al.	2012-05-10
Methods and apparatus for clock synchronization and data recovery in a receiver Grant 7,602,869 - Emami-Neyestanak , et al. October 13, 2	2009-10-13
Methods and apparatus for clock synchronization and data recovery in a receiver App 20070025483 - Emami-Neyestanak; Azita ; et al.	2007-02-01
Phase selection mechanism for optimal sampling of source synchronous clocking interface data Grant 6,990,161 - Friedman , et al. January 24, 2	2006-01-24
Phase selection mechanism for optimal sampling of source synchronous clocking interface data App 20020089359 - Friedman, Daniel J. ; et al.	2002-07-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.