Park, Nae-Hak
Patent Applications and Registrations
Patent applications and USPTO patent grants for Park, Nae-Hak.The latest application filed is for "method for reducing surface defects of semiconductor substrates".
- Park, Nae-Hak - Seoul KR
| Patent | Date |
|---|---|
| Method for reducing surface defects of semiconductor substrates App 20020036351 - Suh, Dae-Won ; et al. | 2002-03-28 |
| Method for forming plug of semiconductor device App 20020034848 - Park, Nae Hak | 2002-03-21 |
| Method for forming metal line of semiconductor device Grant 6,096,646 - Lee , et al. August 1, 2 | 2000-08-01 |
| Method for forming interconnection of semiconductor device Grant 5,801,099 - Kim , et al. September 1, 1 | 1998-09-01 |
| Method for forming interconnection in semiconductor pattern device Grant 5,767,013 - Park , et al. June 16, 1 | 1998-06-16 |
| Method for forming multi-layered metal wiring semiconductor element using cmp or etch back Grant 5,663,102 - Park September 2, 1 | 1997-09-02 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 