loadpatents
name:-0.016657829284668
name:-0.014989852905273
name:-0.0018789768218994
Park; Myun-joo Patent Filings

Park; Myun-joo

Patent Applications and Registrations

Patent applications and USPTO patent grants for Park; Myun-joo.The latest application filed is for "semiconductor memory device with data bus scheme for reducing high frequency noise".

Company Profile
0.11.11
  • Park; Myun-joo - Incheon KR
  • Park, Myun-joo - Incheon-city KR
  • Park; Myun-Joo - Incheon-shi KR
  • Park; Myun Joo - Inchon KR
  • Park, Myun Joo - Inchon-city KR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Memory interface systems that couple a memory to a memory controller and are responsive to a terminal voltage that is independent of supply voltages for the memory and the memory controller
Grant 7,334,137 - Jung , et al. February 19, 2
2008-02-19
Semiconductor Memory Device With Data Bus Scheme For Reducing High Frequency Noise
App 20080030286 - Park; Myun-Joo ;   et al.
2008-02-07
Memory system having memory modules with different memory device loads
Grant 7,254,675 - Lee , et al. August 7, 2
2007-08-07
Semiconductor memory device with data bus scheme for reducing high frequency noise
Grant 7,239,216 - Park , et al. July 3, 2
2007-07-03
Semiconductor memory system having multiple system data buses
Grant 7,215,561 - Park , et al. May 8, 2
2007-05-08
Memory module with improved data bus performance
Grant 6,990,543 - Park , et al. January 24, 2
2006-01-24
System board
Grant 6,870,742 - Park , et al. March 22, 2
2005-03-22
Memory module with improved data bus performance
App 20040260859 - Park, Myun-joo ;   et al.
2004-12-23
High-speed memory system
Grant 6,828,819 - Park , et al. December 7, 2
2004-12-07
Chip scale package, printed circuit board, and method of designing a printed circuit board
Grant 6,815,621 - Park , et al. November 9, 2
2004-11-09
Memory module with improved data bus performance
Grant 6,772,262 - Park , et al. August 3, 2
2004-08-03
Semiconductor memory system having multiple system data buses
App 20040037133 - Park, Myun-Joo ;   et al.
2004-02-26
Memory system having memory modules with different memory device loads
App 20040024966 - Lee, Jae-Jun ;   et al.
2004-02-05
Semiconductor memory device with data bus scheme for reducing high frequency noise
App 20030223290 - Park, Myun-joo ;   et al.
2003-12-04
High-speed memory system
App 20030161196 - Park, Myun-Joo ;   et al.
2003-08-28
System board
App 20030039105 - Park, Myun-Joo ;   et al.
2003-02-27
Memory modules having integral terminating resistors and computer system boards for use with same
Grant 6,480,409 - Park , et al. November 12, 2
2002-11-12
Two channel memory system having shared control and address bus and memory modules used therefor
Grant 6,414,904 - So , et al. July 2, 2
2002-07-02
Chip scale package, printed circuit board, and method of designing a piinted circuit board
App 20020038724 - Park, Myun Joo ;   et al.
2002-04-04
Two channel memory system having shared control and address bus and memory modules used therefor
App 20020001214 - So, Byung-Se ;   et al.
2002-01-03
Memory modules having integral terminating resistors and computer system boards for use with same
App 20010050858 - Park, Myun-joo ;   et al.
2001-12-13
Memory interface systems that couple a memory to a memory controller and are responsive to a terminal voltage that is independent of supply voltages for the memory and the memory controller
App 20010042216 - Jung, Tae-Sung ;   et al.
2001-11-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed