loadpatents
Patent applications and USPTO patent grants for Park; Ki Heung.The latest application filed is for "methods of fabricating semiconductor devices, and related layout design systems".
Patent | Date |
---|---|
Methods of fabricating semiconductor devices, and related layout design systems Grant 10,867,111 - Kim , et al. December 15, 2 | 2020-12-15 |
Methods Of Fabricating Semiconductor Devices, And Related Layout Design Systems App 20200159884 - Kim; Jae Hwan ;   et al. | 2020-05-21 |
Method For Configuring Action Of External Device And Electronic Device For Supporting The Same App 20190069149 - PARK; Ki Heung ;   et al. | 2019-02-28 |
Semiconductor Device And Test Method For Semiconductor Device App 20120248437 - Lee; Jong-Hyun ;   et al. | 2012-10-04 |
High performance one-transistor DRAM cell device and manufacturing method thereof Grant 8,143,656 - Lee , et al. March 27, 2 | 2012-03-27 |
High Performance One-transistor Dram Cell Device And Manufacturing Method Thereof App 20100102372 - Lee; Jong-Ho ;   et al. | 2010-04-29 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.